{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T08:31:04Z","timestamp":1743064264560,"version":"3.37.3"},"reference-count":30,"publisher":"IEEE","funder":[{"DOI":"10.13039\/501100001809","name":"NSF","doi-asserted-by":"publisher","award":["CCF-1716352,CNS-1525474"],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,2,1]]},"DOI":"10.23919\/date51398.2021.9474011","type":"proceedings-article","created":{"date-parts":[[2021,8,24]],"date-time":"2021-08-24T22:11:46Z","timestamp":1629843106000},"page":"1246-1251","source":"Crossref","is-referenced-by-count":28,"title":["TAP-2.5D: A Thermally-Aware Chiplet Placement Methodology for 2.5D Systems"],"prefix":"10.23919","author":[{"given":"Yenai","family":"Ma","sequence":"first","affiliation":[]},{"given":"Leila","family":"Delshadtehrani","sequence":"additional","affiliation":[]},{"given":"Cansu","family":"Demirkiran","sequence":"additional","affiliation":[]},{"given":"Jose L.","family":"Abellan","sequence":"additional","affiliation":[]},{"given":"Aiav","family":"Joshi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref30","first-page":"1","article-title":"A survey on vlsi floorplanning: its representation and modern approaches of optimization","author":"laskar","year":"0","journal-title":"Proc ICII"},{"key":"ref10","article-title":"3D interposer for silicon photonics","author":"par\u00e9s","year":"2013","journal-title":"LETI Innovation Days"},{"key":"ref11","first-page":"637","article-title":"Modern floorplanning based on b\/sup*\/-tree and fast simulated annealing","volume":"25","author":"chen","year":"2006","journal-title":"IEEE TCAD"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5457228"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342238"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830808"},{"journal-title":"Huawei ascend 910 provides a nvidia ai trainng alternative","year":"0","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317775"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.42"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/CADS.2017.8310676"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00066"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2012.6248841"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2015.7477461"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228477"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-52548-8"},{"journal-title":"Intel Introduces FOVEROS 3D Die Stacking for More Than Just Memory","year":"2018","key":"ref6"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ESTC.2012.6542156"},{"journal-title":"NVIDIA NVIDIA Tesla P100","year":"0","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2016.7936172"},{"journal-title":"Hot Chips 2017 Intel Deep Dives Into EMIB","year":"0","key":"ref7"},{"journal-title":"Xilinx Virtex","article-title":"FPGA VC707 evaluation kit","year":"0","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.201"},{"journal-title":"Heterogeneous Integration Roadmap 2019 Edition","year":"0","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/43.552084"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/309847.309928"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379062"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382591"},{"key":"ref23","first-page":"38","article-title":"Multiobjective microarchitectural floorplanning for 2-D and 3-D ICs","volume":"26","author":"healy","year":"2006","journal-title":"IEEE TCAD"},{"key":"ref26","article-title":"Cross-layer co-optimization of network design and chiplet placement in 2.5 d systems","author":"coskun","year":"2020","journal-title":"IEEE TCAD"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240768"}],"event":{"name":"2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2021,2,1]]},"location":"Grenoble, France","end":{"date-parts":[[2021,2,5]]}},"container-title":["2021 Design, Automation & Test in Europe Conference & Exhibition (DATE)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9473901\/9473226\/09474011.pdf?arnumber=9474011","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,28]],"date-time":"2022-01-28T19:58:52Z","timestamp":1643399932000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9474011\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,1]]},"references-count":30,"URL":"https:\/\/doi.org\/10.23919\/date51398.2021.9474011","relation":{},"subject":[],"published":{"date-parts":[[2021,2,1]]}}}