{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T10:49:19Z","timestamp":1725706159310},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,3]]},"DOI":"10.23919\/date.2017.7927101","type":"proceedings-article","created":{"date-parts":[[2017,5,15]],"date-time":"2017-05-15T20:34:41Z","timestamp":1494880481000},"page":"818-823","source":"Crossref","is-referenced-by-count":15,"title":["Taking one-to-one mappings for granted: Advanced logic design of encoder circuits"],"prefix":"10.23919","author":[{"given":"Alwin","family":"Zulehner","sequence":"first","affiliation":[]},{"given":"Robert","family":"Wille","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Quantum Computation and Quantum Information","year":"2000","author":"nielsen","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2459034"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2009.1006"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1996.494129"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/92.766748"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/2431211.2431220"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176648"},{"key":"ref17","first-page":"1140","article-title":"Synthesis of Approximate Coders for On-Chip Interconnects Using Reversible Logic","author":"robert wille","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1007\/978-3-642-14295-6_5","article-title":"ABC: an academic industrial-strengthverification tool","author":"brayton","year":"2010","journal-title":"Computer Aided Verification"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1998.655959"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2011.40"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.863753"},{"key":"ref7","first-page":"1","article-title":"Optimization ofinterconnect architectures through coding: A review","author":"garc\u00eda-ortiz","year":"2011","journal-title":"Electronics Communications and Photonics Conference"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/92.736127"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.863637"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2006.35"}],"event":{"name":"2017 Design, Automation & Test in Europe Conference & Exhibition (DATE)","start":{"date-parts":[[2017,3,27]]},"location":"Lausanne, Switzerland","end":{"date-parts":[[2017,3,31]]}},"container-title":["Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7919927\/7926947\/07927101.pdf?arnumber=7927101","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,24]],"date-time":"2019-09-24T17:38:05Z","timestamp":1569346685000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7927101\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,3]]},"references-count":17,"URL":"https:\/\/doi.org\/10.23919\/date.2017.7927101","relation":{},"subject":[],"published":{"date-parts":[[2017,3]]}}}