{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,16]],"date-time":"2024-07-16T15:53:40Z","timestamp":1721145220648},"reference-count":51,"publisher":"Springer Science and Business Media LLC","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Synthesis Lectures on Digital Circuits and Systems"],"published-print":{"date-parts":[[2008,1]]},"DOI":"10.2200\/s00149ed1v01y200808dcs017","type":"journal-article","created":{"date-parts":[[2008,10,27]],"date-time":"2008-10-27T19:15:47Z","timestamp":1225134947000},"page":"1-100","source":"Crossref","is-referenced-by-count":12,"title":["An Introduction to Logic Circuit Testing"],"prefix":"10.1007","volume":"3","author":[{"given":"Parag K.","family":"Lala","sequence":"first","affiliation":[]}],"member":"297","reference":[{"key":"p_1","volume-title":"Fault-Tolerance: Principles and Practice","author":"Anderson T.","year":"1981"},{"key":"p_2","volume":"1304","author":"Avizienis A.","year":"1976","journal-title":"IEEE Trans. Comput."},{"key":"p_3","doi-asserted-by":"crossref","unstructured":"W. Maly, P. Nag, and P. Nigh , \"Testing oriented analysis of CMOS ICs with opens ,\"Proc. Intl. Conf. CAD, 344-7(1988 ). doi:10.1109\/ICCAD.1988.122525","DOI":"10.1109\/ICCAD.1988.122525"},{"key":"p_4","first-page":"10","volume":"1181","author":"Ferguson I.","year":"1988","journal-title":"IEEE Trans. CAD"},{"key":"p_5","unstructured":"M. W. David , \"An optimized delay testing technique for LSSD-based VLSI logic circuits ,\"IEEE VLSI Test Symp., 239-46(1991 )."},{"key":"p_7","doi-asserted-by":"crossref","unstructured":"J. Ferguson, M. Taylor, and T. Lamabee , \"Testing for parametric faults in static CMOS circuits ,\"Proc. Intl. Test Conf., 436-42(1990 ). doi:10.1109\/TEST.1990.114052","DOI":"10.1109\/TEST.1990.114052"},{"key":"p_8","doi-asserted-by":"crossref","unstructured":"W. Maly , \"Realistic fault modeling for VUI testing ,\"Proc. 24th ACMI IEEE Design Auzomatlon Conf., 173-80(1987 ).","DOI":"10.1145\/37888.37914"},{"key":"p_9","doi-asserted-by":"crossref","unstructured":"J. Ferguson, and J. Shen , \"Extraction and simulation of realistic CMOS faults using inductive fault analysis ,\"Proc. Intl. Test Conf., 475-84(1988 ). doi:10.1109\/TEST.1988.207759","DOI":"10.1109\/TEST.1988.207759"},{"key":"p_10","doi-asserted-by":"crossref","unstructured":"Y. K. Malaiya, and S. Y. H. Su , \"A survey of methods for intermittent fault analysis ,\"Proc. Nut Comput Conf., 577-84(1979 ).","DOI":"10.1109\/MARK.1979.8817149"},{"key":"p_11","volume":"66","author":"Armstrong D. B.","journal-title":"IEEE Trans. Electron. Comput."},{"key":"p_13","volume":"278","author":"Roth J. P.","journal-title":"IEEE Trans. Comput."},{"key":"p_14","volume":"215","author":"Goel P.","year":"1981","journal-title":"IEEE Trans. Comput."},{"key":"p_15","volume":"1137","author":"Fujiwara H.","year":"1983","journal-title":"IEEE Trans. Comput."},{"key":"p_16","unstructured":"E. Park, and M. Mercer , \"Robust and nonrobust tests for path delay faults in a combinational circuit ,\"Proc. Intl. Test Conf., 1027-34(1987 )."},{"key":"p_17","unstructured":"S. M. Reddy, C. Li, and S. Patil , \"An automatic test pattern generator for the detection of path delay faults ,\"Proc. IEEE Intl. Conf. CAD, 284-7 (November1987 )."},{"key":"p_18","doi-asserted-by":"crossref","unstructured":"M. H. Schulz, K. Fuchs, and F. Fink , \"Advanced automatic test pattern generation techniques for path delay faults ,\"Proc. 19th IEEE Intl. Fault-Tolerant Comput. Symp., 44-51 (June1989 ). doi: 10.1109\/FTCS.1989.105541","DOI":"10.1109\/FTCS.1989.105541"},{"key":"p_19","volume-title":"Chap. 13","author":"Kohavi Z.","year":"1970"},{"key":"p_20","volume-title":"Chap 3","author":"Hennie F. C.","year":"1968"},{"key":"p_21","volume":"652","author":"Ghose A.","year":"1961","journal-title":"IEEE Trans. CAD"},{"key":"p_22","volume":"36","author":"Williams M. J. Y.","journal-title":"IEEE Trans. Comput."},{"key":"p_23","unstructured":"E. B. Eichelbarger, and T. W. Williams , \"A logic system structure for LSI testability ,\"Proc. ACM\/IEEE Design Automation Conf., 462-8 (June1978 )."},{"key":"p_24","unstructured":"H. C. Godoy, G. B. Franklin, and P. S. Bottorff , \"Automatic checking of logic design structure for compliance with testability ground rules ,\"Proc. ACM\/IEEE Design Automation Conf., 469-78(1978 )."},{"key":"p_25","unstructured":"S. Dasgupta, P. Goel, R. G. Walther, and T. W. Williams , \"A variation of LSSD and its implementation on design and test pattern generation in VLSI ,\"Proc. Intl. Test Conf., 63-6(1982 )."},{"key":"p_26","volume":"2","author":"Williams T. W.","journal-title":"IEEE Trans. Comput."},{"key":"p_27","first-page":"10","volume":"544","author":"Cheng K. T.","year":"1990","journal-title":"IEEE Trans. Comput."},{"key":"p_28","series-title":"Spring 1980","volume-title":"Proc. COMPCON, 50-2","author":"Ando H."},{"key":"p_29","volume-title":"Single clock partial scan","author":"Cheng K. T.","year":"1995"},{"key":"p_30","unstructured":"E. Trischler , \"Testability analysis and complete scan path ,\"Proc. Intl. Conf. CAD, 38-9(1983 )."},{"key":"p_31","doi-asserted-by":"crossref","volume-title":"Scan design using standard flip-flops","author":"Reddy S. M.","DOI":"10.1109\/MDT.1987.295115"},{"key":"p_32","doi-asserted-by":"crossref","unstructured":"V. Chickemane, E. M. Rudnick, P. Banerjee, and J. H. Patel , \"Non-scan design-for-testabilitytechniques for sequential circuits ,\"Proc. ACM\/IEEE Design Automation Conf.,236241 (1993 ).","DOI":"10.1145\/157485.164686"},{"key":"p_33","doi-asserted-by":"crossref","unstructured":"T. Gheewala , \"CrossCheck: A cell based VLSI testability solution ,\"Proc. ACM\/IEEE Design Automation Conf., 706-9(1989 ). doi:10.1145\/74382.74509","DOI":"10.1145\/74382.74509"},{"key":"p_34","unstructured":"I. C. Chandra, T. Ferry, T. Gheewala, and K. Pierce , \"ATPG based on a novel grid-addressable latch element ,\"Proc. ACM\/IEEE Design Automation Conf., 282-6(1991 ). doi:10.1145\/ 127601.127681"},{"key":"p_35","volume-title":"The ABCs of Boundary-Scan Test","year":"1991"},{"key":"p_36","volume-title":"Logic Design Principles: With Emphasis on Testable Semicustom Circuits","author":"McCluskey E. J.","year":"1986"},{"key":"p_37","first-page":"10","volume":"10709","author":"McCluskey E. J.","year":"1981","journal-title":"IEEE Trans. Circuits Syst."},{"key":"p_38","volume":"541","author":"McCluskey E. J.","journal-title":"IEEE Trans. Comput."},{"key":"p_39","volume":"996","author":"Barzilai Z.","year":"1981","journal-title":"IEEE Trans. Comput."},{"key":"p_40","volume":"1145","author":"Tang D. L.","year":"1983","journal-title":"IEEE Trans. Comput."},{"key":"p_41","volume":"190","author":"Barzilai Z.","year":"1983","journal-title":"IEEE Trans. Comput."},{"key":"p_42","unstructured":"S. B. Akers , \"On the use of linear sums in exhaustive testing ,\"Proc. 15thAnnual Symp. Fault-Tolerant Comput., 148-153 (June1985 )."},{"key":"p_43","doi-asserted-by":"crossref","unstructured":"R. Srinivasan, S. K. Gupta, and M. A. Breuer , \"Novel test pattern generators for pseudoexhaustive testing ,\"Proc. Intl. Test Conf., 1041-50(1993 ). doi:10.1109\/TEST.1993.470594","DOI":"10.1109\/TEST.1993.470594"},{"key":"p_45","volume":"332","author":"Wagner K. D.","year":"1987","journal-title":"IEEE Trans. Comput."},{"key":"p_46","unstructured":"H. J. Wunderlich , \"Self test using equiprobable random patterns ,\"Proc. Intl. Symp. Fault-Tolerant Comput., 258-263(1987 )."},{"key":"p_47","author":"Wolfram S.","year":"1985","journal-title":"Rev. Mod. Phys."},{"key":"p_49","first-page":"10","volume":"767","author":"Serra M.","journal-title":"IEEE Trans. CAD"},{"key":"p_50","volume":"613","author":"Hayes J. P.","journal-title":"IEEE Trans. Comput."},{"key":"p_51","volume":"442","author":"Savir J.","journal-title":"IEEE Trans. Comput."},{"key":"p_52","series-title":"April 1977","volume-title":"Application Note 222","author":"Designer's Guide"},{"key":"p_53","unstructured":"B. Koenemann, J. Mucha, and G. Zwiehoff , \"Built-in logic block observation techniques ,\"Proc. Intl. Test Conf., 37-41(1979 )."},{"key":"p_54","volume-title":"A tutorial on built-in-self testing: Part 2. Applications","author":"Agrawal V. D.","year":"1993"},{"key":"p_55","volume-title":"Built-In Test for VLSI Pseudorandom Techniques","author":"Bardell P. H.","year":"1987"}],"container-title":["Synthesis Lectures on Digital Circuits and Systems"],"original-title":[],"language":"en","deposited":{"date-parts":[[2022,7,22]],"date-time":"2022-07-22T15:44:37Z","timestamp":1658504677000},"score":1,"resource":{"primary":{"URL":"http:\/\/www.morganclaypool.com\/doi\/abs\/10.2200\/S00149ED1V01Y200808DCS017"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,1]]},"references-count":51,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2008,1]]}},"alternative-id":["10.2200\/S00149ED1V01Y200808DCS017"],"URL":"https:\/\/doi.org\/10.2200\/s00149ed1v01y200808dcs017","relation":{},"ISSN":["1932-3166","1932-3174"],"issn-type":[{"value":"1932-3166","type":"print"},{"value":"1932-3174","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,1]]}}}