{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T22:02:17Z","timestamp":1648591337429},"reference-count":19,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"8","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2013]]},"DOI":"10.1587\/transinf.e96.d.1624","type":"journal-article","created":{"date-parts":[[2013,7,31]],"date-time":"2013-07-31T23:35:54Z","timestamp":1375313754000},"page":"1624-1631","source":"Crossref","is-referenced-by-count":0,"title":["Field Slack Assessment for Predictive Fault Avoidance on Coarse-Grained Reconfigurable Devices"],"prefix":"10.1587","volume":"E96.D","author":[{"given":"Toshihiro","family":"KAMEDA","sequence":"first","affiliation":[{"name":"JST, CREST and the Department of Information Systems Engineering, Osaka University"}]},{"given":"Hiroaki","family":"KONOURA","sequence":"additional","affiliation":[{"name":"JST, CREST and the Department of Information Systems Engineering, Osaka University"}]},{"given":"Dawood","family":"ALNAJJAR","sequence":"additional","affiliation":[{"name":"JST, CREST and the Department of Information Systems Engineering, Osaka University"}]},{"given":"Yukio","family":"MITSUYAMA","sequence":"additional","affiliation":[{"name":"JST, CREST and the School of Systems Engineering, Kochi University of Technology"}]},{"given":"Masanori","family":"HASHIMOTO","sequence":"additional","affiliation":[{"name":"JST, CREST and the Department of Information Systems Engineering, Osaka University"}]},{"given":"Takao","family":"ONOYE","sequence":"additional","affiliation":[{"name":"JST, CREST and the Department of Information Systems Engineering, Osaka University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] D.R. Bild, G. Bok, and R.P. Dick, “Minimization of NBTI performance degradation using internal node control,” Proc. DATE, pp.148-153, 2009.","DOI":"10.1109\/DATE.2009.5090649"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] A. Calimera, E. Macii, and M. Poncino, “NBTI-aware sleep transistor design for reliable power-gating,” Proc. GLSVLSI, pp.333-338, May 2009.","DOI":"10.1145\/1531542.1531618"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] H. Konoura, Y. Mitsuyama, M. Hashimoto, and T. Onoye, “Implications of reliability enhancement achieved by fault avoidance on dynamically reconfigurable architectures,” Proc. FPL, pp.189-194, 2011.","DOI":"10.1109\/FPL.2011.108"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] Matthew G. Parris, Carthik A. Sharma, and Ronald F. Demara, “Progress in autonomous fault recovery of field programmable gate arrays,” Proc. ACM Computing Surveys (CSUR), vol.43, Issue 4, Oct. 2011.","DOI":"10.1145\/1978802.1978810"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] T. Inoue, T. Fujii, and H. Ichihara, “A self-test of dynamically reconfigurable processors with test frames,” IEICE Trans. Inf. & Syst., vol.E91-D, no.3, pp.756-762, March 2008.","DOI":"10.1093\/ietisy\/e91-d.3.756"},{"key":"6","unstructured":"[6] A. Shibayama, H. Igura, M. Mizuno, and M. Yamashina, “An autonomous reconfigurable cell array for fault-tolerant LSIs,” ISSCC Dig. Tech., pp.230-231, 1997."},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] Z.E. Rakosi, M. Hiromoto, H. Ochi, and Y. Nakamura, “Hot-swapping architecture extension for mitigation of permanent functional unit faults,” Proc. FPL, pp.578-581, 2009.","DOI":"10.1109\/FPL.2009.5272428"},{"key":"8","unstructured":"[8] A. Doumar, S. Kaneko, and H. Ito, “Defect and fault tolerance FPGAs by shifting the configuration data,” Proc. DFT, pp.377-385, 1999."},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] N.J. Macias and L.J.K. Durbeck, “Adaptive methods for growing electronic circuits on an imperfect synthetic matrix,” Biosystems, vol.73, no.3, pp.173-204, 2004.","DOI":"10.1016\/j.biosystems.2003.12.003"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] L. Shang, M. Zhou, Y. Hu, and E. Yang, “A Domain partition model approach to the online fault recovery of FPGA-based reconfigurable systems,” IEICE Trans. Fundamentals, vol.E94-A, no.1, pp.290-299, Jan. 2011.","DOI":"10.1587\/transfun.E94.A.290"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] J.M. Emmert, C.E. Stroud, and M. Abramovici, “Online fault tolerance for FPGA logic blocks,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.15, no.2, pp.216-226, Feb. 2007.","DOI":"10.1109\/TVLSI.2007.891102"},{"key":"12","unstructured":"[12] M. Abramovici, C.E. Stroud, and J.M. Emmert, “Online BIST and BIST-based diagnosis of FPGA logic blocks,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.12, no.12, pp.1284-1294, Dec. 2004."},{"key":"13","unstructured":"[13] I.G. Harris, P.R. Menon, and R. Tessier, “BIST-based delay path testing in FPGA architectures,” Proc. ITC, pp.932-938, 2001."},{"key":"14","unstructured":"[14] M. Abramovici and C. Stroud, “BIST-based delay-fault testing in FPGAs,” Proc. International On-Line Testing Workshop, pp.131-134, 2002."},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] S. Das, D. Roberts, L. Seokwoo, S. Pant, D. Blaauw, T. Austin, K. Flautner, and T. Mudge, “A self-tuning DVS processor using delay-error detection and correction,” IEEE J. Solid-State Circuits, vol.41, no.4, pp.792-804, April 2006.","DOI":"10.1109\/JSSC.2006.870912"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] H. Fuketa, M. Hashimoto, Y. Mitsuyama, and T. Onoye, “Adaptive performance compensation with in-situ timing error predictive sensors for subthreshold circuits,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.20, no.2, pp.333-343, Feb. 2012.","DOI":"10.1109\/TVLSI.2010.2101089"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] D. Alnajjar, Y. Ko, T. Imagawa, H. Konoura, M. Hiromoto, Y. Mitsuyama, M. Hashimoto, H. Ochi, and T. Onoye, “Coarse-grained dynamically reconfigurable architecture with flexible reliability,” Proc. FPL, pp.186-192, 2009.","DOI":"10.1109\/FPL.2009.5272317"},{"key":"18","unstructured":"[18] D. Alnajjar, H. Konoura, Y. Ko, Y. Mitsuyama, M. Hashimoto, and T. Onoye, “Implementing flexible reliability in a coarse grained reconfigurable architecture,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., in press."},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] K. Kang, H. Kufluoglu, M.A. Alam, and K. Roy, “Efficient transistor-level sizing technique under temporal performance degradation due to NBTI,” Proc. ICCD, pp.216-221, 2006.","DOI":"10.1109\/ICCD.2006.4380820"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E96.D\/8\/E96.D_1624\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,26]],"date-time":"2021-04-26T06:44:51Z","timestamp":1619419491000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transinf\/E96.D\/8\/E96.D_1624\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"references-count":19,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2013]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.e96.d.1624","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013]]}}}