{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T13:50:55Z","timestamp":1648734655295},"reference-count":12,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"7","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Inf. & Syst."],"published-print":{"date-parts":[[2010]]},"DOI":"10.1587\/transinf.e93.d.1857","type":"journal-article","created":{"date-parts":[[2010,7,1]],"date-time":"2010-07-01T06:03:52Z","timestamp":1277964232000},"page":"1857-1865","source":"Crossref","is-referenced-by-count":0,"title":["A Method of Path Mapping from RTL to Gate Level and Its Application to False Path Identification"],"prefix":"10.1587","volume":"E93-D","author":[{"given":"Hiroshi","family":"IWATA","sequence":"first","affiliation":[{"name":"Graduate School of Information Science, Nara Institute of Science and Technology"}]},{"given":"Satoshi","family":"OHTAKE","sequence":"additional","affiliation":[{"name":"Graduate School of Information Science, Nara Institute of Science and Technology"}]},{"given":"Hideo","family":"FUJIWARA","sequence":"additional","affiliation":[{"name":"Graduate School of Information Science, Nara Institute of Science and Technology"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/43.511566"},{"key":"2","unstructured":"[2] S. Kajihara, K. Kinoshita, I. Pomeranz, and S.M. Reddy, “A method for identifying robust dependent and functionally unsensitizable paths, ” International Conference on VLSI Design, pp.82-87, Jan. 1997."},{"key":"3","unstructured":"[3] Y. Shao, S.M. Reddy, S. Kajihara, and I. Pomeranz, “An efficient method to identify untestable path delay faults, ” Proc. 10th Asian Test Symposium, pp.233-238, 2001."},{"key":"4","unstructured":"[4] A. Krstic, S.T. Chakradhar, and K.T.T. Cheng, “Testable path delay fault cover for sequential circuits, ” Design Automation Conference, with EURO-VHDL'96 and Exhibition, Proc. EURO-DAC'96, European, pp.220-226, Sept. 1996."},{"key":"5","unstructured":"[5] R. Tekumalla and P. Menon, “Identifying redundant path delay faults in sequential circuits, ” Proc. Ninth International Conference on VLSI Design, pp.406-411, Jan. 1996."},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] M. Nourani and C.A. Papachristou, “False path exclusion in delay analysis of RTL structures, ” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.10, no.1, pp.30-43, Feb. 2002.","DOI":"10.1109\/92.988728"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] Y. Yoshikawa, S. Ohtake, and H. Fujiwara, “False path identification using RTL information and its application to over-testing reduction for delay faults, ” 16th Asian Test Symposium, ATS'07, pp.65-68, Oct. 2007.","DOI":"10.1109\/ATS.2007.70"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] Y. Yoshikawa, S. Ohtake, T. Inoue, and H. Fujiwara, “Fast false path identification based on functional unsensitizability using RTL information, ” Asia and South Pacific Design Automation Conference, ASP-DAC 2009, pp.660-665, Jan. 2009.","DOI":"10.1109\/ASPDAC.2009.4796555"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/43.969435"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] A. Kuehlmann and F. Krohm, “Equivalence checking using cuts and heaps, ” Proc. 34th Design Automation Conference, pp.263-268, June 1997.","DOI":"10.1145\/266021.266090"},{"key":"11","unstructured":"[11] Synopsys, inc, Formality User Guide, c-2009.06 ed., June 2009."},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] Y. Yoshikawa, S. Ohtake, T. Inoue, and H. Fujiwara, “A synthesis method to alleviate over-testing of delay faults based on RTL don't care path identification, ” 27th IEEE VLSI Test Symposium, VTS'09, pp.71-76, May 2009.","DOI":"10.1109\/VTS.2009.27"}],"container-title":["IEICE Transactions on Information and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/www.jstage.jst.go.jp\/article\/transinf\/E93.D\/7\/E93.D_7_1857\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,26]],"date-time":"2021-04-26T06:21:38Z","timestamp":1619418098000},"score":1,"resource":{"primary":{"URL":"http:\/\/www.jstage.jst.go.jp\/article\/transinf\/E93.D\/7\/E93.D_7_1857\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"references-count":12,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2010]]}},"URL":"https:\/\/doi.org\/10.1587\/transinf.e93.d.1857","relation":{},"ISSN":["0916-8532","1745-1361"],"issn-type":[{"value":"0916-8532","type":"print"},{"value":"1745-1361","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010]]}}}