{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T16:49:47Z","timestamp":1648831787413},"reference-count":12,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2013]]},"DOI":"10.1587\/transfun.e96.a.705","type":"journal-article","created":{"date-parts":[[2013,3,1]],"date-time":"2013-03-01T14:19:30Z","timestamp":1362147570000},"page":"705-712","source":"Crossref","is-referenced-by-count":0,"title":["Symbol-Rate Clock Recovery for Integrating DFE Receivers"],"prefix":"10.1587","volume":"E96.A","author":[{"given":"Tsutomu","family":"TAKEYA","sequence":"first","affiliation":[{"name":"Keio University"}]},{"given":"Tadahiro","family":"KURODA","sequence":"additional","affiliation":[{"name":"Keio University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] U. Kang, H. Chung, S. Heo, D. Park, H. Lee, J. Kim, S. Ahn, S. Cha, J. Ahn, D. Kwon, J. Lee, H. Joo, W. Kim, D. Jang, N. Kim, J. Choi, T. Chung, J. Yoo, J. Choi, C. Kim, and Y. Jun, “8Gb 3-D DDR3 DRAM using through-silicon-via technology,” IEEE J. Solid-State Circuits, vol.45, no.1, pp.111-119, Jan. 2010.","DOI":"10.1109\/JSSC.2009.2034408"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] N. Miura, Y. Kohama, Y. Sugimori, H. Ishikuro, T. Sakurai, and T. Kuroda, “An 11Gb\/s inductive-coupling link with burst transmission,” IEEE International Solid-State Circuits Conference Dig. Tech. Papers, pp.298-299, Feb. 2008.","DOI":"10.1109\/ISSCC.2008.4523175"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] A. Fazzi, R. Canegallo, L. Ciccarelli, L. Magagni, F. Natali, E. Jung, P. Rolandi, and R. Guerrieri, “3-D capacitive interconnections with mono- and bi-directional capabilities,” IEEE J. Solid-State Circuits, vol.43, no.1, pp.275-284, Jan. 2008.","DOI":"10.1109\/JSSC.2007.914762"},{"key":"4","unstructured":"[4] A. Hu and F. Yuan, “Intersignal timing skew compensation of parallel links with voltage-mode incremental signaling,” IEEE Trans. Circuits Syst. I, vol.56, no.4, pp.1740-1743, April 2009."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] A. Widmer and P. Franaszek, “A DC-balanced, partitioned-block, 8B\/10B transmission. Code,” IBM J. Res. Dev., vol.27, pp.440-451, Sept. 1983.","DOI":"10.1147\/rd.275.0440"},{"key":"6","unstructured":"[6] PCI-SIG, “https:\/\/www.pcisig.com\/home”"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] M. Park, J. Bulzacchelli, M. Beakes, and D. Friedman, “A 7Gb\/s 9.3mW 2-tap current-integrating DFE receiver,” IEEE International Solid-State Circuits Conference Dig. Tech. Papers, pp.229-230, Feb. 2007.","DOI":"10.1109\/ISSCC.2007.373378"},{"key":"8","unstructured":"[8] S. Palermo, A. Neyestanak, and M. Horowitz, “A 90nm CMOS 16Gb\/s transceiver for optical interconnects,” IEEE J. Solid-State Circuits, vol.43, no.5, pp.1235-1246, May 2008."},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] K. Mueller and M. Müller, “Timing recovery in digital synchronoous data receivers,” IEEE Trans. Commun., vol.COM-24, no.5, May 1976.","DOI":"10.1109\/TCOM.1976.1093326"},{"key":"10","unstructured":"[10] V. Balan, J. Caroselli, J. Chern, C. Chow, R. Dadi, C. Desai, L. Fang, D. Hsu, P. Joshi, H. Kimura, C. Liu, T. Pan, R. Park, C. You, Y. Zeng, E. Zhang, and F. Zhong, “A 4.8-6.4-Gb\/s serial link for backplane application using decision feedback equalization,” IEEE J. Solid-State Circuits, vol.40, no.9, pp.1957-1967, Sept. 2005."},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] J. Kim, J. Yang, S. Byun, H. Jun, J. Park, C. Conroy, and B. Kim, “A four-channel 3.125-Gb\/s\/ch CMOS serial-link transceiver with a mixed-mode adaptive equalizer,” IEEE J. Solid-State Circuits, vol.40, no.2, pp.462-471, Feb. 2005.","DOI":"10.1109\/JSSC.2004.841037"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] A. Emami-Neyestanak, A. Varzaghani, J. Bulzacchelli, A. Rylyakov, C. Yang, and D. Friedman, “A 6.0-mW 10.0-Gb\/s receiver with switched-capacitor summation DFE,” IEEE J. Solid-State Circuits, vol.42, no.4, pp.889-896, April 2007.","DOI":"10.1109\/JSSC.2007.892156"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E96.A\/3\/E96.A_705\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,26]],"date-time":"2021-04-26T06:02:08Z","timestamp":1619416928000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E96.A\/3\/E96.A_705\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"references-count":12,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2013]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.e96.a.705","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013]]}}}