{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,4,23]],"date-time":"2024-04-23T08:59:40Z","timestamp":1713862780267},"reference-count":13,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2013]]},"DOI":"10.1587\/transfun.e96.a.684","type":"journal-article","created":{"date-parts":[[2013,3,1]],"date-time":"2013-03-01T14:19:30Z","timestamp":1362147570000},"page":"684-696","source":"Crossref","is-referenced-by-count":7,"title":["Jitter Amplifier for Oscillator-Based True Random Number Generator"],"prefix":"10.1587","volume":"E96.A","author":[{"given":"Takehiko","family":"AMAKI","sequence":"first","affiliation":[{"name":"Department of Information Systems Engineering, Graduate School of Information Science and Technology, Osaka University"},{"name":"JST CREST"}]},{"given":"Masanori","family":"HASHIMOTO","sequence":"additional","affiliation":[{"name":"Department of Information Systems Engineering, Graduate School of Information Science and Technology, Osaka University"},{"name":"JST CREST"}]},{"given":"Takao","family":"ONOYE","sequence":"additional","affiliation":[{"name":"Department of Information Systems Engineering, Graduate School of Information Science and Technology, Osaka University"},{"name":"JST CREST"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] F. Pareschi, G. Setti, and R. Rovatti, “Implementation and testing of high-speed CMOS true random number generators based on chaotic systems,” IEEE Trans. Circuits Syst. I, Regular Papers, vol.57, no.12, pp.3124-3137, Dec. 2010."},{"key":"2","unstructured":"[2] N. Liu, N. Pinckney, S. Hanson, D. Sylvester, and D. Blaauw, “A true random number generator using time-dependent dielectric breakdown,” Proc. IEEE VLSI Circuits, pp.216-217, June 2011."},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] S. Srinivasan, S. Mathew, R. Ramanarayanan, F. Sheikh, M. Anders, H. Kaul, V. Erraguntla, R. Krishnamurthy, and G. Taylor, “2.4GHz 7mW all-digital PVT-variation tolerant true random number generator in 45nm CMOS,” Proc. IEEE VLSI Circuits, pp.203-204, June 2010.","DOI":"10.1109\/VLSIC.2010.5560296"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] M. Bucci and R. Luzzi, “Fully digital random bit generators for cryptographic applications,” IEEE Trans. Circuits Syst. I, Regular Papers, vol.55, no.3, pp.861-875, April 2008.","DOI":"10.1109\/TCSI.2008.916446"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] M. Bucci, L. Germani, R. Luzzi, A. Trifiletti, and M. Varanonuovo, “A high-speed oscillator-based truly random number source for cryptographic applications on a smart card IC,” IEEE Trans. Comput., vol.52, no.4, pp.403-409, April 2003.","DOI":"10.1109\/TC.2003.1190581"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] C.S. Petrie and J.A. Connelly, “A noise-based IC random number generator for applications in cryptography,” IEEE Trans. Circuits Syst. I, Regular Papers, vol.47, no.5, pp.615-621, May 2000.","DOI":"10.1109\/81.847868"},{"key":"7","unstructured":"[7] C.S. Petrie and J.A. Connelly, “Modeling and simulation of oscillator-based random number generators,” Proc. IEEE ISCAS, vol.4, pp.324-327, May 1996."},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] K.H. Tsoi, K.H. Leung, and P.H.W. Leong, “High performance physical random number generator,” IET Comput. Digit. Tech., vol.1, no.4, pp.349-352, July 2007.","DOI":"10.1049\/iet-cdt:20050173"},{"key":"9","unstructured":"[9] B. Jun and P. Kocher, “The Intel random number generator,” cryptography research inc., white paper prepared for Intel corp., April 1999."},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] T. Amaki, M. Hashimoto, Y. Mitsuyama, and T. Onoye, “A design procedure for oscillator-based hardware random number generator with stochastic behavior modeling,” Proc. WISA, Aug. 2010.","DOI":"10.1007\/978-3-642-17955-6_8"},{"key":"11","unstructured":"[11] A. Rukhin, J. Soto, J. Nechvatal, M. Smid, E. Barker, S. Leigh, M. Levenson, M. Vangel, D. Banks, A. Heckert, J. Dray, and S. Vo, “A statistical test suite for the validation of random number generators and pseudorandom number generators for cryptographic applications,” NIST, pub. 800-22, April 2010."},{"key":"12","unstructured":"[12] R.B. Davies, “Exclusive OR (XOR) and hardware random number generators,” pp.1-11, Feb. 2002. (http:\/\/www.robertnz.net\/pdf\/xor2. pdf)"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] T. Amaki, M. Hashimoto, and T. Onoye, “An oscillator-based true random number generator with jitter amplifier,” Proc. IEEE ISCAS, pp.725-728, May 2011.","DOI":"10.1109\/ISCAS.2011.5937668"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E96.A\/3\/E96.A_684\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,26]],"date-time":"2021-04-26T06:02:06Z","timestamp":1619416926000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E96.A\/3\/E96.A_684\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"references-count":13,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2013]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.e96.a.684","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013]]}}}