{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T00:55:34Z","timestamp":1649033734180},"reference-count":12,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2013]]},"DOI":"10.1587\/transfun.e96.a.584","type":"journal-article","created":{"date-parts":[[2013,1,31]],"date-time":"2013-01-31T22:47:06Z","timestamp":1359672426000},"page":"584-590","source":"Crossref","is-referenced-by-count":0,"title":["Low Complexity Logarithmic and Anti-Logarithmic Converters for Hybrid Number System Processors and DSP Applications"],"prefix":"10.1587","volume":"E96.A","author":[{"given":"Van-Phuc","family":"HOANG","sequence":"first","affiliation":[{"name":"Department of Electronic Engineering, The University of Electro-Communications"}]},{"given":"Cong-Kha","family":"PHAM","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, The University of Electro-Communications"}]}],"member":"532","reference":[{"key":"1","unstructured":"[2] J. Detrey and F. de Dinechin, “A VHDL library of LNS operators,” Proc. 37th Asilomar Conference on Signals, Systems & Computers, vol.2, pp.2227-2231, Nov. 2003."},{"key":"2","unstructured":"[3] V. Paliouras and T. Stouraitis, “Low-power properties of the logarithmic number system,” Proc. 15th IEEE Symposium on Computer Arithmetic, pp.229-236, June 2001."},{"key":"3","doi-asserted-by":"crossref","unstructured":"[4] J.N. Mitchell, “Computer multiplication and division using binary logarithms,” IEEE Trans. Electron. Comput., vol.EC-11, no.11, pp.512-517, Aug. 1962.","DOI":"10.1109\/TEC.1962.5219391"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[5] M. Combet, H. Van Zonneveld, and L. Verbeek, “Computation of the base two logarithm of binary numbers,” IEEE Trans. Electron. Comput., vol.EC-14, no.6, pp.863-867, Dec. 1965.","DOI":"10.1109\/PGEC.1965.264080"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[6] E.L. Hall, D.D. Lynch, and S.J. Dwyer, “Generation of products and quotients using approximate binary logarithms for digital filtering applications,” IRE Trans. Comput., vol.19, pp.97-105, Feb. 1970.","DOI":"10.1109\/T-C.1970.222874"},{"key":"6","unstructured":"[7] S. Sangregory, C. Brothers, D. Gallagher, and R. Siferd, “A fast, low-power logarithm approximation with CMOS VLSI implementation,” Proc. 42nd Midwest Symp. Circuits Syst., pp.388-391, Aug. 1999."},{"key":"7","doi-asserted-by":"crossref","unstructured":"[9] T.-B. Juang, S.-H. Chen, and H.-J. Cheng, “A lower error and ROM-free logarithmic converter for digital signal processing applications,” IEEE Trans. Circuits Syst. II, Express Briefs, vol.56, no.12, pp.931-935, Dec. 2009.","DOI":"10.1109\/TCSII.2009.2035270"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[10] D. De Caro, N. Petra, and A.G.M. Strollo, “Efficient logarithmic converters for digital signal processing applications,” IEEE Trans. Circuits Syst. II, Express Briefs, vol.58, no.10, pp.667-671, Oct. 2011.","DOI":"10.1109\/TCSII.2011.2164159"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[11] S. Nasayama, T. Sasao, and J.T. Butler, “Programmable numerical function generators based on quadratic approximation: Architecture and synthesis method,” Proc. Asia and South Pacific Conference on Design Automation, pp.378-383, Jan. 2006.","DOI":"10.1145\/1118299.1118394"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[13] S. Paul, N. Jayakumar, and S.P. Khatri, “A fast hardware approach for approximate, efficient logarithm and antilogarithm computations,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.17, no.2, pp.269-277, Feb. 2009.","DOI":"10.1109\/TVLSI.2008.2003481"},{"key":"11","unstructured":"[14] G.L. Kmetz, “Floating point\/logarithmic conversion systems,” U.S. patent 4583180, April 1986."},{"key":"12","unstructured":"[15] R. Gutierrez and J. Valls, “Low cost hardware implementation of logarithm approximation,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol.19, no.12, pp.2326-2330, Dec. 2011."}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E96.A\/2\/E96.A_584\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,26]],"date-time":"2021-04-26T06:01:54Z","timestamp":1619416914000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E96.A\/2\/E96.A_584\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"references-count":12,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2013]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.e96.a.584","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013]]}}}