{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T09:48:36Z","timestamp":1648892916722},"reference-count":10,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2013]]},"DOI":"10.1587\/transfun.e96.a.2499","type":"journal-article","created":{"date-parts":[[2013,11,30]],"date-time":"2013-11-30T22:55:59Z","timestamp":1385852159000},"page":"2499-2507","source":"Crossref","is-referenced-by-count":1,"title":["Standard Cell Structure with Flexible P\/N Well Boundaries for Near-Threshold Voltage Operation"],"prefix":"10.1587","volume":"E96.A","author":[{"given":"Shinichi","family":"NISHIZAWA","sequence":"first","affiliation":[{"name":"Department of Communications and Computer Engineering, Kyoto University"}]},{"given":"Tohru","family":"ISHIHARA","sequence":"additional","affiliation":[{"name":"Department of Communications and Computer Engineering, Kyoto University"}]},{"given":"Hidetoshi","family":"ONODERA","sequence":"additional","affiliation":[{"name":"Department of Communications and Computer Engineering, Kyoto University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] F. Abouzeid, S. Clerc, F. Firmin, and G. Sicard, “A 45nm CMOS 0.35V-optimized standard cell library for ultra-low power applications,” International Conference on Low Power Electronics and Devices, pp.225-230, 2009.","DOI":"10.1145\/1594233.1594288"},{"key":"2","unstructured":"[2] M. Alioto, “Understanding DC behavior of subthreshold CMOS logic through closed-form analysis,” IEEE Trans. Circuits Syst. I, Regular Papers, vol.57, no.7, pp.1597-1607, 2010."},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] H. Fuketa, S. Iida, T. Yasufuku, M. Takamiya, M. Nomura, H. Shinohara, and T. Sakurai, “A closed-form expression for estimating minimum operating voltage (VDDmin ) of CMOS logic gates,” Design Automation Conference, pp.984-989, 2011.","DOI":"10.1145\/2024724.2024942"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] J. Kwong and A. Chandrakasan, “Variation-driven device sizing for minimum energy sub-threshold circuits,” International Conference on Low Power Electronics and Devices, pp.8-13, 2006.","DOI":"10.1145\/1165573.1165578"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] T. Yasufuku, S. Iida, H. Fuketa, K. Hirairi, M. Nomura, M. Takamiya, and T. Sakurai, “Investigation of determinant factors of minimum operating voltage of logic gates in 65-nm CMOS,” International Symposium on Low Power Electronics and Design, pp.21-26, 2011.","DOI":"10.1109\/ISLPED.2011.5993598"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] S. Nishizawa, T. Ishihara, and H. Onodera, “A flexible structure of standard cell and its optimization method for near-threshold voltage operation,” International Conference on Computer Design, pp.235-240, 2012.","DOI":"10.1109\/ICCD.2012.6378646"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] N. Ickes, G. Gammie, M.E. Sinangil, R. Rithe, J. Gu, A. Wang, H. Mair, S. Datla, B. Rong, G. Baldwin, D. Buss, and A.P. Chandrakasan, “A 28nm 0.6V Iow-power DSP for mobile applications,” IEEE J. Solid-State Circuits, vol.47, no.1, pp.35-46, 2011.","DOI":"10.1109\/JSSC.2011.2169689"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] S. Jain, S. Khare, S. Yada, P. Salihundam, S. Ramani, S. Muthukumar, A. Kumar, S.K. Gb, R. Ramanarayanan, V. Erraguntla, J. Howard, S. Vangal, S. Dighe, G. Ruhl, P. Aseron, H. Wilson, N. Borkar, V. De, and S. Borkar, “3.6A 280mV-to-1.2V wide-operating-range IA-32 processor in 32nm CMOS,” International Solid-State Circuits Conference, pp.202-203, 2012.","DOI":"10.1109\/ISSCC.2012.6176932"},{"key":"9","unstructured":"[9] D.S. Kung and R. Puri, “Optimal P\/N width ratio selection for standard cell libraries,” International Conference on Computer Aided Design, pp.178-184, 1999."},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] W. Elmore, “The transient response of damped linear networks with particular regard to wideband amplifiers,” J. Applied Physics, vol.19, pp.55-62, Jan. 1948.","DOI":"10.1063\/1.1697872"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E96.A\/12\/E96.A_2499\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,26]],"date-time":"2021-04-26T06:00:44Z","timestamp":1619416844000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E96.A\/12\/E96.A_2499\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"references-count":10,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2013]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.e96.a.2499","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013]]}}}