{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T20:28:43Z","timestamp":1648672123372},"reference-count":7,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2012]]},"DOI":"10.1587\/transfun.e95.a.2292","type":"journal-article","created":{"date-parts":[[2012,11,30]],"date-time":"2012-11-30T22:55:35Z","timestamp":1354316135000},"page":"2292-2300","source":"Crossref","is-referenced-by-count":1,"title":["A Body Bias Clustering Method for Low Test-Cost Post-Silicon Tuning"],"prefix":"10.1587","volume":"E95.A","author":[{"given":"Shuta","family":"KIMURA","sequence":"first","affiliation":[{"name":"Department of Information Systems Engineering, Osaka University"}]},{"given":"Masanori","family":"HASHIMOTO","sequence":"additional","affiliation":[{"name":"Department of Information Systems Engineering, Osaka University"}]},{"given":"Takao","family":"ONOYE","sequence":"additional","affiliation":[{"name":"Department of Information Systems Engineering, Osaka University"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] M. Takahashi, M. Hamada, T. Nishikawa, H. Arakida, T. Fujita, F. Hatori, S. Mita, K. Suzuki, A. Chiba, T. Terazawa, F. Sano, Y. Watanabe, K. Usami, M. Igarashi, T. Ishikawa, M. Kanazawa, T. Kuroda, and T. Furuyama, “A 60-mW MPEG4 video codec using clustered voltage scaling with variable supply-voltage scheme,” IEEE J. Solid-State Circuits, vol.33, no.11, pp.1772-1780, 1998."},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] J.W. Tschanz, J.T. Kao, S.G. Narendra, R. Nair, D.A. Antoniadis, A.P. Chandrakasan, and V. De, “Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage,” IEEE J. Solid-State Circuits, vol.37, no.11, pp.1396-1402, 2002.","DOI":"10.1109\/JSSC.2002.803949"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] Y. Nakamura, D. Levacq, X. Limin, T. Minakawa, T. Niiyama, M. Takamiya, and T. Sakurai, “1\/5 power reduction by global optimization based on fine-grained body biasing,” Proc. CICC, pp.547-550, 2008.","DOI":"10.1109\/CICC.2008.4672143"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] S.H. Kulkarni, D.M. Sylvester, and D.T. Blaauw, “Design-time optimization of post-silicon tuned circuits using adaptive body bias,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.27, no.3, pp.481-494, 2008.","DOI":"10.1109\/TCAD.2008.915529"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] K. Hamamoto, M. Hashimoto, and T. Onoye, “Tuning-friendly body bias clustering for compensating random variability in subthreshold circuits,” Proc. ISLPED, pp.51-56, 2009.","DOI":"10.1145\/1594233.1594246"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] H. Chang and S.S. Sapatnekar, “Statistical timing analysis under spatial correlations,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.24, no.9, pp.1467-1482, 2005.","DOI":"10.1109\/TCAD.2005.850834"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] A. Srivastava, K. Chopra, S. Shah, D. Sylvester, and D. Blaauw, “A novel approach to perform gate-level yield analysis and optimization considering correlated variations in power and performance,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.27, no.2, pp.272-285, 2008.","DOI":"10.1109\/TCAD.2007.907227"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E95.A\/12\/E95.A_2292\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,26]],"date-time":"2021-04-26T05:52:24Z","timestamp":1619416344000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transfun\/E95.A\/12\/E95.A_2292\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012]]},"references-count":7,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2012]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.e95.a.2292","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012]]}}}