{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,5]],"date-time":"2023-01-05T18:10:33Z","timestamp":1672942233470},"reference-count":15,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"9","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2010]]},"DOI":"10.1587\/transfun.e93.a.1605","type":"journal-article","created":{"date-parts":[[2010,9,2]],"date-time":"2010-09-02T06:11:13Z","timestamp":1283407873000},"page":"1605-1611","source":"Crossref","is-referenced-by-count":1,"title":["A New LDMOS Transistor Macro-Modeling for Accurately Predicting Bias Dependence of Gate-Overlap Capacitance"],"prefix":"10.1587","volume":"E93-A","author":[{"given":"Takashi","family":"SAITO","sequence":"first","affiliation":[{"name":"Renesas Technology Corp."}]},{"given":"Toshiki","family":"KANAMOTO","sequence":"additional","affiliation":[{"name":"Renesas Technology Corp."}]},{"given":"Saiko","family":"KOBAYASHI","sequence":"additional","affiliation":[{"name":"Renesas Technology Corp."}]},{"given":"Nobuhiko","family":"GOTO","sequence":"additional","affiliation":[{"name":"Renesas Technology Corp."}]},{"given":"Takao","family":"SATO","sequence":"additional","affiliation":[{"name":"Renesas Technology Corp."}]},{"given":"Hitoshi","family":"SUGIHARA","sequence":"additional","affiliation":[{"name":"Renesas Technology Corp."}]},{"given":"Hiroo","family":"MASUDA","sequence":"additional","affiliation":[{"name":"Renesas Technology Corp."}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] J. Jang, T. Amborg, Y. Zhiping, and R.W. Dutton, “Circuit model for power LDMOS including quasi-saturation, ” Proc. International Conference on Simulation of Semiconductor Processes and Devices, 1999, pp.15-18, Sept. 1999."},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] E.C. Griffith, S.C. Kelly, J.A. Power, D. Bain, S. Whiston, P. Elbert, and M. Neill, “Capacitance modelling of LDMOS transistors, ” Proc. 30th European Solid-State Device Research Conference, pp.624-627, Sept. 2000.","DOI":"10.1109\/ESSDERC.2000.194855"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] S.F. Frere, J. Rhayem, H.O. Adawe, R. Gillon, and M. Tack, “LDMOS capacitance analysis versus gate and drain biases, based on comparison between TCAD simulations and measurements, ” Proc. 31st European Solid-State Device Research Conference, pp.219-222, Sept. 2001.","DOI":"10.1109\/ESSDERC.2001.195240"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] C. Anghel, N. Hefyene, A. Ionescu, S. Frere, R. Gillon, and J. Rhayem, “Universal test structure and characterization method for bias-dependent drift series resistance of HV MOSFETs, ” Proc. 32nd European Solid-State Device Research Conference, pp.247-250, Jan. 2002.","DOI":"10.1109\/ESSDERC.2002.194916"},{"key":"5","unstructured":"[5] S.F. Frere, P. Moens, B. Desoete, D. Wojciechowski, and A.J. Walton, “An improved LDMOS transistor model that accurately predicts capacitance for all bias condition, ” Proc. 2005 International Conference on Microelectronic Test Structures, pp.4-7, April 2005."},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.862235"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] Y.S. Chauhan, F. Krummenacher, C. Anghel, R. Gillon, B. Bakeroot, M. Declercq, and A.M. Ionescu, “Analysis and modeling of lateral non-uniform doping in high-voltage MOSFETs, ” Proc. International Electron Devices Meeting, pp.1-4, Dec. 2006.","DOI":"10.1109\/IEDM.2006.347000"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.896597"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] Y.S. Chauhan, R. Gillon, M. Declercq, and A.M. Ionescu, “Impact of lateral non-uniform doping and hot carrier degradation on capacitance behavior of high voltage MOSFETs, ” Proc. 37th European Solid State Device Research Conference, pp.11-13, Sept. 2007.","DOI":"10.1109\/ESSDERC.2007.4430969"},{"key":"10","unstructured":"[10] Accellera Organization, “Verilog-AMS Language Reference Manual Version 2.3, ” 2008."},{"key":"11","unstructured":"[11] M. Yokomichi, N. Sadachika, M. Miyake, T. Kajiwara, H.J. Mattausch, and M. Miura-Mattausch, “Laterally diffused metal oxide semiconductor model for device and circuit optimization, ” Jpn. J. Appl. Phys., vol.47, no.4, pp.2560-2563, April 2008."},{"key":"12","unstructured":"[12] Y. Oritsuki, M. Yokomichi, T. Sakuda, M. Miyake, T. Kajiwara, H. Kikuchihara, T. Yoshida, U. Feldmann, H.J. Mattausch, and M. Miura-Mattausch, “HiSIM-LDMOS\/HV: A complete surface-potential-based MOSFET model for high voltage applications, ” Proc. NSTI-Nanotech, pp.893-896, June 2008."},{"key":"13","unstructured":"[13] H.J. Mattausch, M. Miura-Mattausch, N. Sadachika, M. Miyake, and D. Navarro, “The HiSIM compact model family for integrated devices containing a surface-potential MOSFET core, ” 15th International Conference on Mixed Design of Integrated Circuits and Systems, pp.39-50, June 2008."},{"key":"14","unstructured":"[14] Hiroshima University and STARC, “HiSIM-HV1.0.2 Users · Manual, ” 2008."},{"key":"15","unstructured":"[15] http:\/\/www.geia.org\/Standard-Models-and-Downloads"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/www.jstage.jst.go.jp\/article\/transfun\/E93.A\/9\/E93.A_9_1605\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,26]],"date-time":"2021-04-26T05:35:57Z","timestamp":1619415357000},"score":1,"resource":{"primary":{"URL":"http:\/\/www.jstage.jst.go.jp\/article\/transfun\/E93.A\/9\/E93.A_9_1605\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010]]},"references-count":15,"journal-issue":{"issue":"9","published-print":{"date-parts":[[2010]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.e93.a.1605","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010]]}}}