{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,6]],"date-time":"2022-04-06T00:44:38Z","timestamp":1649205878045},"reference-count":7,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Fundamentals"],"published-print":{"date-parts":[[2009]]},"DOI":"10.1587\/transfun.e92.a.3094","type":"journal-article","created":{"date-parts":[[2009,12,9]],"date-time":"2009-12-09T06:01:45Z","timestamp":1260338505000},"page":"3094-3102","source":"Crossref","is-referenced-by-count":16,"title":["Trade-Off Analysis between Timing Error Rate and Power Dissipation for Adaptive Speed Control with Timing Error Prediction"],"prefix":"10.1587","volume":"E92-A","author":[{"given":"Hiroshi","family":"FUKETA","sequence":"first","affiliation":[{"name":"Department of Information Systems Engineering, Osaka University"},{"name":"JST, CREST"}]},{"given":"Masanori","family":"HASHIMOTO","sequence":"additional","affiliation":[{"name":"Department of Information Systems Engineering, Osaka University"},{"name":"JST, CREST"}]},{"given":"Yukio","family":"MITSUYAMA","sequence":"additional","affiliation":[{"name":"Department of Information Systems Engineering, Osaka University"},{"name":"JST, CREST"}]},{"given":"Takao","family":"ONOYE","sequence":"additional","affiliation":[{"name":"Department of Information Systems Engineering, Osaka University"},{"name":"JST, CREST"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803957"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870912"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] D. Blaauw, S. Kalaiselvan, K. Lai, M. Wei-Hsiang, S. Pant, C. Tokunaga, S. Das, and D. Bull, “Razor II: In situ error detection and correction for PVT and SER tolerance, ” Int. Solid-State Circuits Conference Dig. Tech. Papers, pp.400-401, Feb. 2008.","DOI":"10.1109\/ISSCC.2008.4523226"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] T. Sato and Y. Kunitake, “A simple flip-flop circuit for typical-case designs for DFM, ” Proc. Int. Symp. Quality Electronic Design, pp.539-544, March 2007.","DOI":"10.1109\/ISQED.2007.23"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] T. Nakura, K. Nose, and M. Mizuno, “Fine-grain redundant logic using defect-prediction flip-flops, ” Int. Solid-State Circuits Conference Dig. Tech. Papers, pp.402-403, Feb. 2007.","DOI":"10.1109\/ISSCC.2007.373464"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831432"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803949"}],"container-title":["IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/www.jstage.jst.go.jp\/article\/transfun\/E92.A\/12\/E92.A_12_3094\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,26]],"date-time":"2021-04-26T05:31:48Z","timestamp":1619415108000},"score":1,"resource":{"primary":{"URL":"http:\/\/www.jstage.jst.go.jp\/article\/transfun\/E92.A\/12\/E92.A_12_3094\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"references-count":7,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2009]]}},"URL":"https:\/\/doi.org\/10.1587\/transfun.e92.a.3094","relation":{},"ISSN":["0916-8508","1745-1337"],"issn-type":[{"value":"0916-8508","type":"print"},{"value":"1745-1337","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009]]}}}