{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T06:31:25Z","timestamp":1649053885863},"reference-count":14,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"8","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/transele.e99.c.926","type":"journal-article","created":{"date-parts":[[2016,7,31]],"date-time":"2016-07-31T22:12:06Z","timestamp":1470003126000},"page":"926-935","source":"Crossref","is-referenced-by-count":0,"title":["An Operating System Guided Fine-Grained Power Gating Control Based on Runtime Characteristics of Applications"],"prefix":"10.1587","volume":"E99.C","author":[{"given":"Atsushi","family":"KOSHIBA","sequence":"first","affiliation":[{"name":"Tokyo University of Agriculture and Technology"}]},{"given":"Mikiko","family":"SATO","sequence":"additional","affiliation":[{"name":"Tokyo University of Agriculture and Technology"}]},{"given":"Kimiyoshi","family":"USAMI","sequence":"additional","affiliation":[{"name":"Shibaura Institute of Technology"}]},{"given":"Hideharu","family":"AMANO","sequence":"additional","affiliation":[{"name":"Keio University"}]},{"given":"Ryuichi","family":"SAKAMOTO","sequence":"additional","affiliation":[{"name":"The University of Tokyo"}]},{"given":"Masaaki","family":"KONDO","sequence":"additional","affiliation":[{"name":"The University of Tokyo"}]},{"given":"Hiroshi","family":"NAKAMURA","sequence":"additional","affiliation":[{"name":"The University of Tokyo"}]},{"given":"Mitaro","family":"NAMIKI","sequence":"additional","affiliation":[{"name":"Tokyo University of Agriculture and Technology"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] N. Seki, L. Zhao, J. Kei, D. Ikebuchi, Y. Kojima, Y. Hasegawa, H. Amano, T. Kashima, S. Takeda, T. Shirai, M. Nakata, K. Usami, T. Sunata, J. Kanai, M. Namiki, M. Kondo, and H. Nakamura, \u201cA fine-grain dynamic sleep control scheme in MIPS R3000,\u201d Computer Design, 2008. ICCD 2008. IEEE International Conference on, pp. 612-617, Oct 2008."},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] M. Kondo, H. Kobyashi, R. Sakamoto, M. Wada, J. Tsukamoto, M. Namiki, W. Wang, H. Amano, K. Matsunaga, M. Kudo, K. Usami, T. Komoda, and H. Nakamura, \u201cDesign and evaluation of fine-grained power-gating for embedded microprocessors,\u201d Design, Automation and Test in Europe Conference and Exhibition (DATE), 2014, pp.1-6, March 2014.","DOI":"10.7873\/DATE.2014.158"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] A. Lungu, P. Bose, A. Buyuktosunoglu, and D.J. Sorin, \u201cDynamic power gating with quality guarantees,\u201d Proc. 2009 ACM\/IEEE International Symposium on Low Power Electronics and Design, ISLPED '09, New York, NY, USA, pp.377-382, ACM, 2009.","DOI":"10.1145\/1594233.1594331"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] Z. Hu, A. Buyuktosunoglu, V. Srinivasan, V. Zyuban, H. Jacobson, and P. Bose, \u201cMicroarchitectural techniques for power gating of execution units,\u201d Proc. 2004 International Symposium on Low Power Electronics and Design, ISLPED '04, New York, NY, USA, pp.32-37, ACM, 2004.","DOI":"10.1145\/1013235.1013249"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] Y.-P. You, C. Lee, and J.K. Lee, \u201cCompilers for leakage power reduction,\u201d ACM Trans. Des. Autom. Electron. Syst., vol.11, no.1, pp.147-164, Jan. 2006.","DOI":"10.1145\/1124713.1124723"},{"key":"6","unstructured":"[6] H. Park, J.K. Paek, J. Lee, and K. Choi, \u201cLeakage power reduction of functional units in processors having zero-overhead loop counter,\u201d SoC Design Conference (ISOCC), 2009 International, pp.492-495, Nov. 2009."},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] A. Koshiba, M. Wada, R. Sakamoto, M. Sato, T. Kosaka, K. Usami, H. Amano, M. Kondo, H. Nakamura, and M. Namiki, \u201cA fine-grained power gating control on linux monitoring power consumption of processor functional units,\u201d IEICE Trans. Electron., vol.E98-C, no.7, pp.559-568, 2015.","DOI":"10.1587\/transele.E98.C.559"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] K. Usami, Y. Goto, K. Matsunaga, S. Koyama, D. Ikebuchi, H. Amano, and H. Nakamura, \u201cOn-chip detection methodology for break-even time of power gated function units,\u201d Low Power Electronics and Design (ISLPED) 2011 International Symposium on, pp.241-246, Aug. 2011.","DOI":"10.1109\/ISLPED.2011.5993643"},{"key":"9","unstructured":"[9] H. Jiang, M. Marek-Sadowska, and S.R. Nassif, \u201cBenefits and costs of power-gating technique,\u201d Computer Design: VLSI in Computers and Processors, 2005. ICCD 2005. Proceedings. 2005 IEEE International Conference on, pp.559-566, Oct. 2005."},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] A. Niedermeier, K. Svarstad, F. Bouwens, J. Hulzink, and J. Huisken, \u201cThe challenges of implementing fine-grained power gating,\u201d Proc. 20th Symposium on Great Lakes Symposium on VLSI, GLSVLSI '10, New York, NY, USA, pp.361-364, ACM, 2010.","DOI":"10.1145\/1785481.1785564"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] M. Abdel-Majeed, D. Wong, and M. Annavaram, \u201cWarped gates: Gating aware scheduling and power gating for gpgpus,\u201d Proc. 46th Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO-46, New York, NY, USA, pp.111-122, ACM, 2013.","DOI":"10.1145\/2540708.2540719"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] K. Meng, R. Joseph, R.P. Dick, and L. Shang, \u201cMulti-optimization power management for chip multiprocessors,\u201d Proc. 17th International Conference on Parallel Architectures and Compilation Techniques, PACT '08, New York, NY, USA, pp.177-186, ACM, 2008.","DOI":"10.1145\/1454115.1454141"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] R.Z. Ayoub, U. Ogras, E. Gorbatov, Y. Jin, T. Kam, P. Diefenbaugh, and T. Rosing, \u201cOs-level power minimization under tight performance constraints in general purpose systems,\u201d Proc. 17th IEEE\/ACM International Symposium on Low-power Electronics and Design, ISLPED '11, Piscataway, NJ, USA, pp.321-326, IEEE Press, 2011.","DOI":"10.1109\/ISLPED.2011.5993657"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] R. Kumar, A. Mart\u00ednez, and A. Gonz\u00e1lez, \u201cEfficient power gating of simd accelerators through dynamic selective devectorization in an hw\/sw codesigned environment,\u201d ACM Trans. Archit. Code Optim., vol.11, no.3, pp.25:1-25:23, July 2014.","DOI":"10.1145\/2629681"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E99.C\/8\/E99.C_926\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,12]],"date-time":"2019-09-12T00:14:08Z","timestamp":1568247248000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E99.C\/8\/E99.C_926\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":14,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.e99.c.926","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}