{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,29]],"date-time":"2022-03-29T20:44:40Z","timestamp":1648586680195},"reference-count":4,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/transele.e99.c.655","type":"journal-article","created":{"date-parts":[[2016,5,31]],"date-time":"2016-05-31T22:11:18Z","timestamp":1464732678000},"page":"655-658","source":"Crossref","is-referenced-by-count":0,"title":["Proportional Static-Phase-Error Reduction for Frequency-Multiplier-Based Delay-Locked-Loop Architecture"],"prefix":"10.1587","volume":"E99.C","author":[{"given":"Yo-Hao","family":"TU","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, National Central University"}]},{"given":"Jen-Chieh","family":"LIU","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National United University"}]},{"given":"Kuo-Hsing","family":"CHENG","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Central University"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] K.-H. Cheng, C.-W. Su, M.-J. Wu, and Y.-L. Chang, \u201cA wide-range DLL-based clock generator with phase error calibration,\u201d Proc. IEEE International Conference on Electronics, Circuits and Systems, pp.798-801, Aug. 2008."},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] S. Ok, K. Chung, J. Koo, and C. Kim, \u201cAn Antiharmonic, Programmable, DLL-Based Frequency Multiplier for Dynamic Frequency Scaling,\u201d IEEE Trans. Very Large Scale Integr. Syst., vol.18, no.7, pp.1130-1134, July 2010.","DOI":"10.1109\/TVLSI.2009.2019757"},{"key":"3","unstructured":"[3] A. Ojani, B. Mesgarzadeh, and A. Alvandpour, \u201cModeling and Analysis of Harmonic Spurs in DLL-Based Frequency Synthesizers,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers, vol.61, no.11, pp.3075-3084, Nov. 2014."},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] M. Lee and A.A. Abidi, \u201cA 9 b, 1.25 ps resolution coarse-fine time-to-digital converter in 90 nm CMOS that amplifies a time residue,\u201d IEEE J. Solid-State Circuits, vol.43, no.4, pp.769-777, April 2008.","DOI":"10.1109\/JSSC.2008.917405"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E99.C\/6\/E99.C_655\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,24]],"date-time":"2017-06-24T15:26:44Z","timestamp":1498318004000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E99.C\/6\/E99.C_655\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":4,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.e99.c.655","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}