{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T01:50:19Z","timestamp":1648864219142},"reference-count":22,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/transele.e99.c.606","type":"journal-article","created":{"date-parts":[[2016,5,31]],"date-time":"2016-05-31T22:11:20Z","timestamp":1464732680000},"page":"606-613","source":"Crossref","is-referenced-by-count":0,"title":["Cooperation between Distributed Power Modules for SoC Power Management"],"prefix":"10.1587","volume":"E99.C","author":[{"given":"Po-Chiun","family":"HUANG","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University"}]},{"given":"Shin-Jie","family":"HUANG","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University"}]},{"given":"Po-Hsiang","family":"LAN","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Tsing Hua University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] N. Hatziargyriou, H. Asano, R. Iravani, and C. Marnay, \u201cMicrogrids,\u201d IEEE Power Energy Mag., vol.5, no.4, pp.78-94, July\/Aug. 2007.","DOI":"10.1109\/MPAE.2007.376583"},{"key":"2","unstructured":"[2] J.T. DiBene, P. Morrow, C.-M. Park, H.W. Koertzen, P. Zou, F. Thenus, X. Li, S.W. Montgomery, E. Stanford, R. Fite, and P. Fischer, \u201cA 400 amp fully integrated silicon voltage regulator with in-die magnetically coupled embedded inductors,\u201d IEEE Applied Power Electronics Conf. (APEC), Special Presentation, 2010."},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] J.F. Bulzacchelli, Z. Toprak-Deniz, T.M. Rasmus, J.A. Iadanza, W.L. Bucossi, S. Kim, R. Blanco, C.E. Cox, M. Chhabra, C.D. LeBlanc, C.L. Trudeau, and D.J. Friedman, \u201cDual-loop system of distributed micro-regulators with high DC accuracy, load response time below 500ps, and 85-mV dropout voltage,\u201d IEEE J. Solid-State Circuits, vol.47, no.4, pp.863-874, April 2012.","DOI":"10.1109\/JSSC.2012.2185354"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] K. Onizuka, K. Inagaki, H. Kawaguchi, M. Takamiya, and T. Sakurai, \u201cStacked-chip implementation of on-chip buck converter for distributed power supply system in SiPs,\u201d IEEE J. Solid-State Circuits, vol.43, no.11, pp.2404-2410, Nov. 2007.","DOI":"10.1109\/JSSC.2007.906204"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] A. Kapoor, C. Groot, G.V. Pique, H. Fatemi, J. Echeverri, L. Sevat, M. Vertregt, M. Meijer, V. Sharma, Y. Pu, and J.P. de Gyvez, \u201cDigital systems power management for high performance mixed signal platforms,\u201d IEEE Trans. Circuits and Syst. I, vol.61, no.4, pp.961-975, April 2014.","DOI":"10.1109\/TCSI.2014.2304662"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] B.H. Calhoun and A.P. Chandrakasan, \u201cUltra-dynamic voltage scaling (UDVS) using sub-threshold operation and local voltage dithering,\u201d IEEE J. Solid-State Circuits, vol.41, no.1, pp.238-245, Jan. 2006.","DOI":"10.1109\/JSSC.2005.859886"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] T. Fujiyoshi, S. Shiratake, S. Nomura, T. Nishikawa, Y. Kitasho, H. Arakida, Y. Okuda, Y. Tsuboi, M. Hamada, H. Hara, T. Fujita, F. Hatori, T. Shimazawa, K. Yahagi, H. Takeda, M. Murakata, F. Minami, N. Kawabe, T. Kitahara, K. Seta, M. Takahashi, Y. Oowaki, and T. Furuyama, \u201cA 63-mW H.264\/MPEG-4 audio\/visual codec LSI with module-wise dynamic voltage\/frequency scaling,\u201d IEEE J. Solid-State Circuits, vol.41, no.1, pp.54-62, Jan. 2006.","DOI":"10.1109\/JSSC.2005.859337"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] M. Nakai, S. Akui, K. Seno, T. Meguro, T. Seki, T. Kondo, A. Hashiguchi, H. Kawahara, K. Kumano, and M. Shimura, \u201cDynamic voltage and frequency management for a low-power embedded microprocessor,\u201d IEEE J. Solid-State Circuits, vol.40, no.1, pp.28-35, Jan. 2005.","DOI":"10.1109\/JSSC.2004.838021"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] J. Howard, S. Dighe, Y. Hoskote, S. Vangal, D. Finan, G. Ruhl, D. Jenkins, H. Wilson, N. Borkar, G. Schrom, F. Pailet, S. Jain, T. Jacob, S. Yada, S. Marella, P. Salihundam, V. Erraguntla, M. Konow, M. Riepen, G. Droege, J. Lindemann, M. Gries, T. Apel, K. Henriss, T. Lund-Larsen, S. Steibl, S. Borkar, V. De, R. Van Der Wijngaart, and T. Mattson, \u201cA 48-Core IA-32 message-passing processor with DVFS in 45 nm CMOS,\u201d IEEE Proc. Int. Solid-State Circuits Conf. (ISSCC), pp.108-109, 2010.","DOI":"10.1109\/ISSCC.2010.5434077"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] Z. Toprak-Deniz, M. Sperling, J. Bulzacchelli, G. Still, R. Kruse, S. Kim, D. Boerstler, T. Gloekler, R. Robertazzi, K. Stawiasz, T. Diemoz, G. English, D. Hui, P. Muench, and J. Friedrich, \u201cDistributed system of digitally controlled microregulators enabling percore DVFS for the POWER8\u2122 microprocessor,\u201d IEEE Proc. Int. Solid-State Circuits Conf. (ISSCC), pp.98-99, 2014.","DOI":"10.1109\/ISSCC.2014.6757354"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] V. Krishnaswamy, J. Brooks, G. Konstadinidis, C. McAllister, H. Pham, S. Turullols, J.L. Shin, Y. YangGong, and H. Zhang, \u201cFine-grained adaptive power management of the SPARC M7 processor,\u201d IEEE Proc. Int. Solid-State Circuits Conf. (ISSCC), pp.74-75, 2015.","DOI":"10.1109\/ISSCC.2015.7062932"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] Y. Kanno, H. Mizuno, Y. Yasu, K. Hirose, Y. Shimazaki, T. Hoshi, Y. Miyairi, T. Ishii, T. Yamada, T. Irita, T. Hattori, K. Yanagisawa, and N. Irie, \u201cHierarchical power distribution with power-tree in dozens power domains for 90-nm low-power multi-CPU SoCs,\u201d IEEE J. Solid-State Circuits, vol.42, no.1, pp.74-83, Jan. 2007.","DOI":"10.1109\/JSSC.2006.885057"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] S. Herbert and D. Marculescu, \u201cAnalysis of dynamic voltage\/frequency scaling in chip-multiprocessors,\u201d Proc. Int. Symp. Low Power Electronics, pp.38-43, 2007.","DOI":"10.1145\/1283780.1283790"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] R. Jakushokas, M. Popovich, A.V. Mezhiba, S. K\u00f6se, and E.G. Friedman, Power Distribution Networks with On-Chip Decoupling Capacitors, second edition, Springer, 2011.","DOI":"10.1007\/978-1-4419-7871-4"},{"key":"15","unstructured":"[15] J. Sun, Dynamic Performance Analyses of Current Sharing Control for DC\/DC Converters, Ph.D. dissertation, Virginia Polytechnic Institute and State University, 2007."},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] P.-H. Lan and P.-C. Huang, \u201cA high efficiency FLL-assisted current-controlled DC-DC converter over light-loaded range,\u201d IEEE Trans. Circuits Syst. I, vol.59, no.10, pp.2468-2476, Oct. 2012.","DOI":"10.1109\/TCSI.2012.2188937"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] J.T. Stauth and S.R. Sanders, \u201cOptimum biasing for parallel hybrid switching-linear regulators,\u201d IEEE Trans. Power Electron., vol.22, no.5, pp.1978-1985, Sept. 2007.","DOI":"10.1109\/TPEL.2007.904220"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] Y.-H. Lee, S.-Y. Peng, C.-C. Chiu, A.C.-H. Wu, K.-H. Chen, Y.-H. Lin, S.-W. Wang, T.-Y. Tsai, C.-C. Huang, and C.-C. Lee, \u201cA low quiescent current asynchronous digital-LDO with PLL-modulated fast-DVS power management in 40 nm SoC for MIPS performance improvement,\u201d IEEE J. Solid-State Circuits, vol.48, no.4, pp.1018-1033, April 2013.","DOI":"10.1109\/JSSC.2013.2237991"},{"key":"19","unstructured":"[19] S.G. Luo, Z.H. Ye, R.-L. Lin, and F.C. Lee, \u201cA classification and evaluation of paralleling methods for power supply modules,\u201d IEEE Proc. Power Electronics Specialists Conf. (PESC), pp.901-908, 1999."},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] R. Erickson and D. Maksimovic, Fundamentals of Power Electronics, 2nd edition, Springer, 2001.","DOI":"10.1007\/b100747"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] H.-H. Chang, J.-W. Lin, C.-Y. Yang, and S.-I. Liu, \u201cA wide-range delay-locked loop with a fixed latency of one clock cycle,\u201d IEEE J. Solid-State Circuits, vol.37, no.8, pp.1021-1027, Aug. 2002.","DOI":"10.1109\/JSSC.2002.800922"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] J.-H. Tsai, S.-J. Huang, P.-H. Lan, and P.-C. Huang, \u201cA cooperative power management with auto-configured multi-phase control and real-time power module swap,\u201d IEEE Asian Solid-State Circuits Conf. (A-SSCC), pp.53-56, 2013.","DOI":"10.1109\/ASSCC.2013.6690980"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E99.C\/6\/E99.C_606\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,9]],"date-time":"2019-09-09T02:53:03Z","timestamp":1567997583000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E99.C\/6\/E99.C_606\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":22,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.e99.c.606","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}