{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T01:32:22Z","timestamp":1648603942540},"reference-count":5,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/transele.e99.c.1219","type":"journal-article","created":{"date-parts":[[2016,9,30]],"date-time":"2016-09-30T22:21:03Z","timestamp":1475274063000},"page":"1219-1225","source":"Crossref","is-referenced-by-count":0,"title":["Power Supply Voltage Control for Eliminating Overkills and Underkills in Delay Fault Testing"],"prefix":"10.1587","volume":"E99.C","author":[{"given":"Masahiro","family":"ISHIDA","sequence":"first","affiliation":[{"name":"ADVANTEST Corporation"}]},{"given":"Toru","family":"NAKURA","sequence":"additional","affiliation":[{"name":"The The University of Tokyo"}]},{"given":"Takashi","family":"KUSAKA","sequence":"additional","affiliation":[{"name":"ADVANTEST Corporation"}]},{"given":"Satoshi","family":"KOMATSU","sequence":"additional","affiliation":[{"name":"Tokyo Denki University"}]},{"given":"Kunihiro","family":"ASADA","sequence":"additional","affiliation":[{"name":"The The University of Tokyo"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] K. Arabi, \u201cPower Noise and its Impact of Production Test and Validation of SoC Devices,\u201d Proc. 28th IEEE Trans. Very Large Scale Integr. (VLSI) Syst. Test Symposium, Santa Cruz, USA, Paper 9C-3, pp.285-286, April 2010.","DOI":"10.1109\/VTS.2010.5469550"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] J. Wang, D.M.H. Walker, A. Majhi, B. Kruseman, G. Gronthoud, L.E. Villagra, P. van de Wiel, and S. Eichenberger, \u201cPower Supply Noise in Delay Testing,\u201d Proc. IEEE International Test Conference, Santa Clara, USA, Paper 17.3, pp.1-10, Oct. 2006.","DOI":"10.1109\/TEST.2006.297642"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] T. Okumura, F. Minami, K. Shimazaki, K. Kuwada, and M. Hashimoto, \u201cGate Delay Estimation in STA under Dynamic Power Supply Noise,\u201d Proc. 15th Asia and South Pacific Design Automation Conference, Taipei, Taiwan, pp.775-780, Jan. 2010.","DOI":"10.1109\/ASPDAC.2010.5419786"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] M. Ishida, T. Nakura, T. Kikkawa, T. Kusaka, S. Komatsu, and K. Asada, \u201cPower Integrity Control of ATE for Emulating Power Supply Fluctuations on Customer Environment,\u201d Proc. IEEE International Test Conference, Anaheim, USA, Paper 7.3, pp.1-10, Nov. 2012.","DOI":"10.1109\/TEST.2012.6401553"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] M. Ishida, T. Kusaka, T. Nakura, S. Komatsu, and K. Asada, \u201cStatistical Silicon Results of Dynamic Power Integrity Control of ATE for Eliminating Overkills and Underkills,\u201d Proc. IEEE International Test Conference, Seattle, USA, Paper 8.2, pp.1-10, Oct. 2014.","DOI":"10.1109\/TEST.2014.7035299"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E99.C\/10\/E99.C_1219\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,25]],"date-time":"2017-06-25T00:06:53Z","timestamp":1498349213000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E99.C\/10\/E99.C_1219\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":5,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.e99.c.1219","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}