{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T05:27:26Z","timestamp":1648963646639},"reference-count":22,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2016]]},"DOI":"10.1587\/transele.e99.c.1200","type":"journal-article","created":{"date-parts":[[2016,9,30]],"date-time":"2016-09-30T22:21:11Z","timestamp":1475274071000},"page":"1200-1210","source":"Crossref","is-referenced-by-count":5,"title":["A 10-bit 6.8-GS\/s Direct Digital Frequency Synthesizer Employing Complementary Dual-Phase Latch-Based Architecture"],"prefix":"10.1587","volume":"E99.C","author":[{"given":"Abdel","family":"MARTINEZ ALONSO","sequence":"first","affiliation":[{"name":"Department of Physical Electronics, Tokyo Institute of Technology"}]},{"given":"Masaya","family":"MIYAHARA","sequence":"additional","affiliation":[{"name":"Department of Physical Electronics, Tokyo Institute of Technology"}]},{"given":"Akira","family":"MATSUZAWA","sequence":"additional","affiliation":[{"name":"Department of Physical Electronics, Tokyo Institute of Technology"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] B.G. Goldberg, Digital Frequency Synthesis Demystified, LLH Technology Publishing, Eagle Rock, Virginia, 1999."},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] B.-D. Yang, J.-H. Choi, S.-H. Han, L.-S. Kim, and H.-K. Yu, \u201cAn 800-MHz low-power direct digital frequency synthesizer with an on-chip D\/A converter,\u201d IEEE J. Solid-State Circuits, vol.39, no.5, pp.761-774, May 2004. DOI:10.1109\/JSSC.2004.826323","DOI":"10.1109\/JSSC.2004.826323"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] A. Ashrafi, A. Milenkovic, and R. Adhami, \u201cA 1GHz direct digital frequency synthesizer based on the quasi-linear interpolation method,\u201d IEEE International Symposium on Circuits and Systems (ISCAS), New Orleans, LA, USA, pp.2766-2769, May 2007. DOI:10.1109\/ISCAS.2007.378626","DOI":"10.1109\/ISCAS.2007.378626"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] D. De Caro, N. Petra, and A.G.M. Strollo, \u201cDirect digital frequency synthesizer using non-uniform piecewise-linear approximation,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers, vol.58, no.10, pp.2409-2419, Oct. 2011. DOI:10.1109\/TCSI.2011.2123730","DOI":"10.1109\/TCSI.2011.2123730"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] S. Thuries, \u00c9. Tournier, A. Cathelin, S. Godet, and J. Graffeuil,\u201cA 6-GHz low-power BiCMOS SiGe:C 0.25\u00b5m direct digital synthesizer,\u201d IEEE Microw. Compon. Lett., vol.18, no.1, pp.46-48, Jan. 2008. DOI:10.1109\/LMWC.2007.911994","DOI":"10.1109\/LMWC.2007.911994"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] C.-Y. Yang, J.-H. Weng, and H.-Y. Chang, \u201cA 5-GHz direct digital frequency synthesizer using an analog-sine-mapping technique in 0.35-\u00b5m SiGe BiCMOS,\u201d IEEE J. Solid-State Circuits, vol.46, no.9, pp.2064-2072, Sept. 2011. DOI:10.1109\/JSSC.2011.2145290","DOI":"10.1109\/JSSC.2011.2145290"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] H.C. Yeoh and K.-H. Baek, \u201cA 4GHz direct digital frequency synthesizer utilizing a nonlinear sine-weighted DAC in 90nm CMOS,\u201d IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), Macao, pp.1700-1703, Nov. 2008. DOI:10.1109\/APCCAS.2008.4746366","DOI":"10.1109\/APCCAS.2008.4746366"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] H.C. Yeoh, J.-H. Jung, Y.-H. Jung, and K.-H. Baek, \u201cA 1.3GHz 350mW hybrid direct digital frequency synthesizer in 90 nm CMOS,\u201d IEEE Symposium on VLSI Circuits (VLSIC), Kyoto, Japan, pp.122-123, June 2009.","DOI":"10.1109\/JSSC.2010.2056830"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] T. Yoo, Y.-H. Jung, H.C. Yeoh, Y.S. Kim, S.-M. Kang, and K.-H. Baek, \u201cA 2GHz 130mW direct-digital frequency synthesizer with a nonlinear DAC in 55nm CMOS,\u201d IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), San Francisco, CA, USA, pp.364-365, Feb. 2014. DOI:10.1109\/ISSCC.2014.6757471","DOI":"10.1109\/ISSCC.2014.6757471"},{"key":"10","unstructured":"[10] A. Matsuzawa, \u201cMixed signal SoC era,\u201d IEICE Trans. Electron., vol.E87-C, no.6, pp.867-877, June 2004."},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] S.E. Turner and D.E. Kotecki, \u201cDirect digital synthesizer with sine-weighted DAC at 32-GHz clock frequency in InP DHBT technology,\u201d IEEE J. Solid-State Circuits, vol.41, no.10, pp.2284-2290, Oct. 2006. DOI:10.1109\/JSSC.2006.881552","DOI":"10.1109\/JSSC.2006.881552"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] S.E. Turner, R.T. Chan, and J.T. Feng, \u201cROM-based direct digital synthesizer at 24 GHz clock frequency in InP DHBT technology,\u201d IEEE Microw. Compon. Lett., vol.18, no.8, pp.566-568, Aug. 2008. DOI:10.1109\/LMWC.2008.2001025","DOI":"10.1109\/LMWC.2008.2001025"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] B. Laemmle, C. Wagner, H. Knapp, L. Maurer, and R. Weigel, \u201cA 366mW direct digital synthesizer at 15GHz clock frequency in SiGe Bipolar technology,\u201d IEEE Radio Frequency Integrated Circuits Symposium (RFIC), Boston, USA, pp.415-418, June 2009. DOI:10.1109\/RFIC.2009.5135570","DOI":"10.1109\/RFIC.2009.5135570"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] L. Yuan, Q. Zhang, and Y. Shi, \u201cA 2GHz direct digital frequency synthesizer based on multi-channel structure,\u201d IEEE International Symposium on Circuits and Systems (ISCAS), Lisbon, Portugal, pp.3064-3067, May 2015. DOI:10.1109\/ISCAS.2015.7169334","DOI":"10.1109\/ISCAS.2015.7169334"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] Aerospace and Electronic Systems Society (AESS), IEEE Standard Letter Designations for Radar-Frequency Bands, in IEEE Std 521-2002 (Revision of IEEE Std 521-1984), IEEE, 2003. DOI: 10.1109\/IEEESTD.2003.94224","DOI":"10.1109\/IEEESTD.2003.94224"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] A. Martinez Alonso, M. Miyahara, and A. Matsuzawa, \u201cA novel direct digital frequency synthesizer employing complementary dual-phase latch-based architecture,\u201d IEEE International Conference on ASIC (ASICON), Chengdu, China, pp.1-4, Nov. 2015. DOI: 10.1109\/ASICON.2015.7517033","DOI":"10.1109\/ASICON.2015.7517033"},{"key":"17","unstructured":"[17] N.H.E. Weste and D.M. Harris, CMOS VLSI Design: A Circuits and Systems Perspective, Addison Wesley, Boston, 2011."},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] H.T. Nicholas and H. Samueli, \u201cAn analysis of the output spectrum of direct digital frequency synthesizers in the presence of phase-accumulator truncation,\u201d IEEE 41st Annual Frequency Control Symposium, Philadelphia, Pennsylvania, USA, pp.495-502, May 1987. DOI:10.1109\/FREQ.1987.201068","DOI":"10.1109\/FREQ.1987.201068"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] W.R. Bennett, \u201cSpectra of quantized signals,\u201d Bell Syst. Tech. J., vol.27, pp.446-471, July 1948.","DOI":"10.1002\/j.1538-7305.1948.tb01340.x"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] E. Olieman, A.J. Annema, and B. Nauta, \u201cAn interleaved full nyquist high-speed DAC technique,\u201d IEEE J. Solid-State Circuits, vol.50, no.3, pp.704-713, March 2015. DOI:10.1109\/JSSC.2014.2387946","DOI":"10.1109\/JSSC.2014.2387946"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] M.H. Shen, J.H. Tsai, and P.C. Huang, \u201cRandom swapping dynamic element matching technique for glitch energy minimization in current-steering DAC,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.57, no.5, pp.369-373, May 2010. DOI:10.1109\/TCSII.2010.2043400","DOI":"10.1109\/TCSII.2010.2043400"},{"key":"22","unstructured":"[22] F. Maloberti, Data Converters, Springer Science & Business Media, Dordrecht, The Netherlands, 2007."}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E99.C\/10\/E99.C_1200\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,9,14]],"date-time":"2019-09-14T05:07:19Z","timestamp":1568437639000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E99.C\/10\/E99.C_1200\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016]]},"references-count":22,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2016]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.e99.c.1200","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016]]}}}