{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,1]],"date-time":"2022-04-01T04:06:12Z","timestamp":1648785972575},"reference-count":13,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2015]]},"DOI":"10.1587\/transele.e98.c.991","type":"journal-article","created":{"date-parts":[[2015,9,30]],"date-time":"2015-09-30T22:07:59Z","timestamp":1443650879000},"page":"991-994","source":"Crossref","is-referenced-by-count":0,"title":["Delay Defect Diagnosis Methodology Using Path Delay Measurements"],"prefix":"10.1587","volume":"E98.C","author":[{"given":"Eun Jung","family":"JANG","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of Texas"}]},{"given":"Jaeyong","family":"CHUNG","sequence":"additional","affiliation":[{"name":"Department of Electronic Engineering, Incheon National University"}]},{"given":"Jacob A.","family":"ABRAHAM","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, The University of Texas"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] Y.-Y. Chen, M.-P. Kuo, and J.-J. Liou, \u201cDiagnosis framework for locating failed segments of path delay faults,\u201d In Test Conference, 2005, ITC 2005, IEEE International, pp.387-394, 2005."},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] Y.-Y. Chen and J.-J. Liou, \u201cDiagnosis framework for locating failed segments of path delay faults,\u201d IEEE Trans. Very Lagre Scale Integr. (VLSI) Syst., vol.16, no.6, pp.755-765, 2008.","DOI":"10.1109\/TVLSI.2008.2000367"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] Y.-Y. Chen and J.-J. Liou, \u201cA non-intrusive and accurate inspection method for segment delay variabilities,\u201d In Asian Test Symposium, 2009, ATS'09, pp.343-348, IEEE, 2009.","DOI":"10.1109\/ATS.2009.32"},{"key":"4","unstructured":"[4] J.G. Dastidar and N.A. Touba, \u201cA systematic approach for diagnosing multiple delay faults,\u201d In Defect and Fault Tolerance in VLSI Systems, 1998, Proceedings., 1998 IEEE International Symposium on, pp.211-216, IEEE, 1998."},{"key":"5","unstructured":"[5] J. Ghosh-Dastidar and N.A. Touba, \u201cAdaptive techniques for improving delay fault diagnosis,\u201d In VLSI Test Symposium, 1999, VTS'99, pp.168-172, IEEE, 1999."},{"key":"6","unstructured":"[6] P. Girard, C. Landrault, and S. Pravossoudovitch, \u201cA novel approach to delay-fault diagnosis,\u201d In Proceedings of the 29th annual Design Automation Conference, pp.357-360, ACM, 1992."},{"key":"7","unstructured":"[7] Y.-C. Hsu and S.K. Gupta, \u201cA new path-oriented effect-cause methodology to diagnose delay failures,\u201d In Test Conference, 1998, ITC 1998, IEEE International, pp.758-767, IEEE, 1998."},{"key":"8","unstructured":"[8] E.J. Jang, A. Gattiker, S. Nassif, and J.A. Abraham, \u201cEfficient and product-representative timing model validation,\u201d In VLSI Test Symposium, 2011, VTS'11, pp.90-95, IEEE, 2011."},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] A. Krstic, L.-C. Wang, K.-T. Cheng, J.-J. Liou, and M.S. Abadir, \u201cDelay defect diagnosis based upon a statistical timing model-the first step,\u201d In Computers and Digital Techniques, IEE Proceedings, vol.150, pp.346-354, IET, 2003.","DOI":"10.1049\/ip-cdt:20030834"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] A. Krstic, L.-C. Wang, K.-T. Cheng, J.-J. Liou, and T.M. Mak, \u201cEnhancing diagnosis resolution for delay defects based upon statistical timing and statistical fault models,\u201d In Proceedings of the 40th annual Design Automation Conference, pp.668-673, ACM, 2003.","DOI":"10.1145\/775832.776001"},{"key":"11","unstructured":"[11] M. Sharma and J.H. Patel, \u201cBounding circuit delay by testing a very small subset of paths,\u201d In VLSI Test Symposium, 2000, Proceedings. 18th IEEE, pp.333-341, IEEE, 2000."},{"key":"12","unstructured":"[12] H.-B. Wang, S.-Y. Huang, and J.-R. Huang, \u201cGate-delay fault diagnosis using the inject-and-evaluate paradigm,\u201d In Defect and Fault Tolerance in VLSI Systems, 2002, Proceedings., 2003 IEEE International Symposium on, pp.117-125, IEEE, 2003."},{"key":"13","unstructured":"[13] Z. Wang, M.M. Marek-Sadowska, K.-H. Tsai, and J. Rajski, \u201cDelay-fault diagnosis using timing information,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol.24, no.9, pp.1315-1325, 2005."}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E98.C\/10\/E98.C_991\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,9,9]],"date-time":"2020-09-09T01:57:18Z","timestamp":1599616638000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E98.C\/10\/E98.C_991\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015]]},"references-count":13,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2015]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.e98.c.991","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015]]}}}