{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T09:10:10Z","timestamp":1648631410690},"reference-count":12,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2013]]},"DOI":"10.1587\/transele.e96.c.875","type":"journal-article","created":{"date-parts":[[2013,6,1]],"date-time":"2013-06-01T05:12:43Z","timestamp":1370063563000},"page":"875-883","source":"Crossref","is-referenced-by-count":1,"title":["Equivalent Circuit Representation of Silicon Substrate Coupling of Passive and Active RF Components"],"prefix":"10.1587","volume":"E96.C","author":[{"given":"Naoya","family":"AZUMA","sequence":"first","affiliation":[{"name":"Graduate School of System Informatics, Kobe University"}]},{"given":"Makoto","family":"NAGATA","sequence":"additional","affiliation":[{"name":"Graduate School of System Informatics, Kobe University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] N.K. Verghese, T.J. Schmerbeck, and D.J. Allstot, Simulation Techniques and Solutions for Mixed-Signal Coupling in Integrated Circuits, Kluwer Academic Publishers, Norwell, MA, USA, 1995.","DOI":"10.1007\/978-1-4615-2239-3"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] A. Afzali-Kusha, M. Nagata, N. Verghese, and D. Allstot, “Substrate noise coupling in SoC design: Modeling, avoidance, and validation,” Proc. IEEE, vol.94, no.12, pp.2109-2138, Dec. 2006.","DOI":"10.1109\/JPROC.2006.886029"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] M. Nagata, “Modeling and analysis of substrate noise coupling in analog and RF ICs,” IEICE Trans. Fundamentals, vol.E95-A, no.2, pp.430-438, Feb. 2012.","DOI":"10.1587\/transfun.E95.A.430"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] T. Johnson, R. Knepper, V. Marcello, and W. Wang, “Chip substrate resistance modeling technique for integrated circuit design,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.3, no.2, pp.126-134, April 1984.","DOI":"10.1109\/TCAD.1984.1270066"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] I. Wemple and A. Yang, “Integrated circuit substrate coupling models based on Voronoi tessellation,” IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.14, no.12, pp.1459-1469, Dec. 1995.","DOI":"10.1109\/43.476576"},{"key":"6","unstructured":"[6] D. Kosaka, M. Nagata, Y. Murasaka, and A. Iwata, “Chip-level substrate coupling analysis with reference structures for verification,” IEICE Trans. Fundamentals, vol.E90-A, no.12, pp.2651-2660, Dec. 2007."},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] M. Pfost, P. Brenner, T. Huttner, and A. Romanyuk, “An experimental study on substrate coupling in bipolar\/BiCMOS technologies,” IEEE J. Solid-State Circuits, vol.39, no.10, pp.1755-1763, Oct. 2004.","DOI":"10.1109\/JSSC.2004.833762"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] D. Kosaka, M. Nagata, Y. Murasaka, and A. Iwata, “Evaluation of isolation structures against high-frequency substrate coupling in analog\/mixed-signal integrated circuits,” IEICE Trans. Fundamentals, vol.E90-A, no.2, pp.380-387, Feb. 2007.","DOI":"10.1093\/ietfec\/e90-a.2.380"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] E. Charbon, R. Gharpurey, R. Meyer, and A. Sangiovanni-Vincentelli, “Substrate optimization based on semi-analytical techniques,” IEICE Trans. Comput.-Aided Des. Integr. Circuits Syst., vol.18, no.2, pp.172-190, Feb. 1999.","DOI":"10.1109\/43.743727"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] D. Su, M. Loinaz, S. Masui, and B. Wooley, “Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits,” IEEE J. Solid-State Circuits, vol.28, no.4, pp.420-430, April 1993.","DOI":"10.1109\/4.210024"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] A. Samavedam, A. Sadate, K. Mayaram, and T. Fiez, “A scalable substrate noise coupling model for design of mixed-signal IC's,” IEEE J. Solid-State Circuits, vol.35, no.6, pp.895-904, June 2000.","DOI":"10.1109\/4.845193"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] N. Azuma, Y. Kanda, and M. Nagata, “Extraction of lumped RC elements representing substrate coupling of RF devices,” Proc. IEEE Intl. Symp. Radio-Frequency Integration Technology (RF-IT), pp.217-220, Dec. 2011.","DOI":"10.1109\/RFIT.2011.6141784"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E96.C\/6\/E96.C_875\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,26]],"date-time":"2021-04-26T05:23:08Z","timestamp":1619414588000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E96.C\/6\/E96.C_875\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"references-count":12,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2013]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.e96.c.875","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013]]}}}