{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,6]],"date-time":"2022-04-06T01:30:53Z","timestamp":1649208653369},"reference-count":7,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"8","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2011]]},"DOI":"10.1587\/transele.e94.c.1344","type":"journal-article","created":{"date-parts":[[2011,8,1]],"date-time":"2011-08-01T06:23:18Z","timestamp":1312179798000},"page":"1344-1347","source":"Crossref","is-referenced-by-count":0,"title":["Noise-Tolerant DAC BIST Scheme Using Integral Calculus Approach"],"prefix":"10.1587","volume":"E94-C","author":[{"given":"Hyeonuk","family":"SON","sequence":"first","affiliation":[{"name":"Yonsei University"}]},{"given":"Incheol","family":"KIM","sequence":"additional","affiliation":[{"name":"Yonsei University"}]},{"given":"Sang-Goog","family":"LEE","sequence":"additional","affiliation":[{"name":"Catholic University"}]},{"given":"Jin-Ho","family":"AHN","sequence":"additional","affiliation":[{"name":"Hoseo University"}]},{"given":"Jeong-Do","family":"KIM","sequence":"additional","affiliation":[{"name":"Hoseo University"}]},{"given":"Sungho","family":"KANG","sequence":"additional","affiliation":[{"name":"Yonsei University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] L. Chia-Yi, H. Li-Chung, and C. Hung-Ming, “On reducing test power, volume and routing cost by chain reordering and test compression techniques,” IEICE Trans. Electron., vol.E93-C, no.3, pp.369-378, March 2010.","DOI":"10.1587\/transele.E93.C.369"},{"key":"2","unstructured":"[2] J. Wei and V.A. Vishwani, “Built-in self-calibration of on-chip DAC and ADC,” Proc. Int. Conf. on International Test Conference 2008, pp.1-10, 2008."},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1049\/el:20020530"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] J. Huang, C. Ong, and K. Cheng, “A BIST scheme for on-chip ADC and DAC testing,” Proc. Design, Automation Test in Europe, pp.216-220, 2000.","DOI":"10.1145\/343647.343762"},{"key":"5","unstructured":"[5] L. Wen-Ta, L. Yi-Zhen, H. Jia-Chang, H. Yuh-Shyan, and C. Jiann-Jong, “High precision ramp generator for low cost ADC test,” Proc. Int. Conf. on Solid-State and Integrated-Circuit Technology 2008, pp.2103-2106, 2008."},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/5.843000"},{"key":"7","unstructured":"[7] J. Ramesh, M. Srinivasulu and K. Gunavathi, “A novel on chip circuit for fault detection in digital to analog converters,” Proc. Control, Automation, Communication and Energy Conservation 2009, pp.1-8, 2009."}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/www.jstage.jst.go.jp\/article\/transele\/E94.C\/8\/E94.C_8_1344\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,26]],"date-time":"2021-04-26T05:10:19Z","timestamp":1619413819000},"score":1,"resource":{"primary":{"URL":"http:\/\/www.jstage.jst.go.jp\/article\/transele\/E94.C\/8\/E94.C_8_1344\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"references-count":7,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2011]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.e94.c.1344","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011]]}}}