{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,30]],"date-time":"2022-03-30T15:03:50Z","timestamp":1648652630215},"reference-count":12,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2009]]},"DOI":"10.1587\/transele.e92.c.671","type":"journal-article","created":{"date-parts":[[2009,5,13]],"date-time":"2009-05-13T05:58:55Z","timestamp":1242194335000},"page":"671-675","source":"Crossref","is-referenced-by-count":0,"title":["A Latchup-Free ESD Power Clamp Circuit with Stacked-Bipolar Devices for High-Voltage Integrated Circuits"],"prefix":"10.1587","volume":"E92-C","author":[{"given":"Jae-Young","family":"PARK","sequence":"first","affiliation":[{"name":"DE Team, TE Center, Dongbu HiTek"}]},{"given":"Jong-Kyu","family":"SONG","sequence":"additional","affiliation":[{"name":"DE Team, TE Center, Dongbu HiTek"}]},{"given":"Chang-Soo","family":"JANG","sequence":"additional","affiliation":[{"name":"DE Team, TE Center, Dongbu HiTek"}]},{"given":"San-Hong","family":"KIM","sequence":"additional","affiliation":[{"name":"DE Team, TE Center, Dongbu HiTek"}]},{"given":"Won-Young","family":"JUNG","sequence":"additional","affiliation":[{"name":"DE Team, TE Center, Dongbu HiTek"}]},{"given":"Taek-Soo","family":"KIM","sequence":"additional","affiliation":[{"name":"DE Team, TE Center, Dongbu HiTek"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] G. Notermans, Z. Mrcarica, T. Keller, H. van Zwol, T. Smedes, and P. de Jong, “Process and design optimization of a protection scheme based on NMOSFETs with ESD implant in 65nm and 45nm CMOS technologies, ” Proc. EOS\/ESD Symp., 2007, pp.385-394, 2007."},{"key":"2","unstructured":"[2] K. Chatty, R. Gauthier, M. Abou-Khalil, D. Alvarez, and C. Russ, “Designing HV active clamps for HBM robustness, ” Proc. EOS\/ESD Symp., 2007, pp.47-52, 2007."},{"key":"3","unstructured":"[3] J.-H. Lee, J.-R. Shih, C.-S. Tang, K.-C. Liu, Y.-H. Wu, R.-Y. Shiue, T.-C. Ong, Y.-K. Peng, and J.-T. Yue, “Novel ESD protection structure with embedded SCR LDMOS for smart power technology, ” Proc. IEEE Int. Reliability Physics Symp., 2002, pp.156-161, 2002."},{"key":"4","unstructured":"[4] V. De Heyn, G. Groeseneken, B. Keppens, M. Natarajan, L. Vacaresse, and G. Gallopyn, “Design and analysis of new protection structures for smart power technology with controlled trigger and holding voltage, ” Proc. IEEE Int. Reliability Physics Symp., 2001, pp.253-258, 2001."},{"key":"5","unstructured":"[5] E. Chwastek, “A new method for assessing the susceptibility of CMOS integrated circuits to latch-up: The system-transient technique, ” Proc. EOS\/ESD Symp., 1989, pp.149-155, 1989."},{"key":"6","unstructured":"[6] R. Lewis and J. Minor, “Simulation of a system level transient-induced latchup event, ” Proc. EOS\/ESD Symp., 1994, pp.193-199, 1994."},{"key":"7","unstructured":"[7] A. Moscatelli, J.-Y. Park, J.-K. Song, C.-S. Jang, S.H. Kim, W.-Y. Jung, and T.-S. Kim, “LDMOS implementation in a 0.35µm BCD technology (BCD6), ” Proc. ISPSD, pp.323-326, 2000."},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852046"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.833591"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2692(01)00060-X"},{"key":"11","unstructured":"[11] G. Groeseneken, S. Thijs, D. Linten, M. Scholz, N. Collaert, M. Jurczak, and J. Borremans, “Challenges and solutions for ESD protection in advanced logic and RF CMOS technologies, ” Proc. 2th International ESD Workshop, EOS\/ESD 2008, pp.49-55, 2008."},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] M.-D. Ker and K.-H. Lin, “Double snapback characteristics in high voltage nMOSFETs and the impact to on-chip ESD protection design, ” IEEE Electron Device Lett., vol.25, no.9, pp.640-642, Sept. 2004.","DOI":"10.1109\/LED.2004.833372"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/www.jstage.jst.go.jp\/article\/transele\/E92.C\/5\/E92.C_5_671\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,26]],"date-time":"2021-04-26T05:04:46Z","timestamp":1619413486000},"score":1,"resource":{"primary":{"URL":"http:\/\/www.jstage.jst.go.jp\/article\/transele\/E92.C\/5\/E92.C_5_671\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"references-count":12,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2009]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.e92.c.671","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009]]}}}