{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T10:05:27Z","timestamp":1648980327894},"reference-count":12,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"4","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2009]]},"DOI":"10.1587\/transele.e92.c.475","type":"journal-article","created":{"date-parts":[[2009,4,8]],"date-time":"2009-04-08T05:59:21Z","timestamp":1239170361000},"page":"475-482","source":"Crossref","is-referenced-by-count":1,"title":["Experimental Evaluation of Dynamic Power Supply Noise and Logical Failures in Microprocessor Operations"],"prefix":"10.1587","volume":"E92-C","author":[{"given":"Mitsuya","family":"FUKAZAWA","sequence":"first","affiliation":[{"name":"Department of Computer Science and Systems Engineering, Graduate School of Engineering, Kobe University"}]},{"given":"Masanori","family":"KURIMOTO","sequence":"additional","affiliation":[{"name":"Renesas Technology Corporation"}]},{"given":"Rei","family":"AKIYAMA","sequence":"additional","affiliation":[{"name":"Renesas Design Corporation"}]},{"given":"Hidehiro","family":"TAKATA","sequence":"additional","affiliation":[{"name":"Renesas Technology Corporation"}]},{"given":"Makoto","family":"NAGATA","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Systems Engineering, Graduate School of Engineering, Kobe University"},{"name":"CREST (Core Research for Evolutional Science and Technology)"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] A. Muhtaroglu, G. Taylor, T.R. Arabi, and K. Callahan, “On-die droop detector for analog sensing of power supply noise, ” Symp. VLSI Circuits Dig. of Tech. Papers, pp.193-196, June 2003."},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] T. Nakura, K. Nose, and M. Mizuno, “Fine-grain redundant logic using defect-prediction flip-flops, ” IEEE Int. Solid-State Circuits Conf. Dig. of Tech. Papers, pp.402-403, Feb. 2007.","DOI":"10.1109\/ISSCC.2007.373464"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] D. Blaauw, S. Kalaiselvan, K. Lai, W.-H. Ma, S. Pant, C. Tokunaga, S. Das, and D. Bull, “Razor II: In situ error detection and correction for PVT and SER tolerance, ” IEEE Int. Solid-State Circuits Conf. Dig. of Tech. Papers, pp.400-401, Feb. 2008.","DOI":"10.1109\/ISSCC.2008.4523226"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/4.881202"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803941"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] M. Fukazawa and M. Nagata, “Measurements of digital signal delay variation due to dynamic power supply noise, ” Proc. IEEE Asian Solid-State Circuits Conf., pp.165-168, Nov. 2005.","DOI":"10.1109\/ASSCC.2005.251691"},{"key":"7","unstructured":"[7] P.J. Restle, R.L. Franch, N.K. James, W.V. Huott, T.M. Skergan, S.C. Wilson, N.S. Schwartz, and J.G. Clabes, “Timing uncertainty measurements on the Power5 microprocessor, ” IEEE Int. Solid-State Circuits Conf. Dig. of Tech. Papers, pp.354-355, Feb. 2004."},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] K.A. Bowman, J.W. Tschanz, N.S. Kim, J.C. Lee, C.B. Wilkerson, S.-L.L. Lu, T. Karnik, and V.K. De, “Energy-efficient and metastability-immune timing-error detection and instruction-replay-based recovery circuits for dynamic-variation tolerance, ” IEEE Int. Solid-State Circuits Conf. Dig. of Tech. Papers, pp.402-403, Feb. 2008.","DOI":"10.1109\/ISSCC.2008.4523227"},{"key":"9","first-page":"721","volume":"2007 Vol.2","author":"YASUDA SHIN'ICHI","year":"2007"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] M. Fukazawa, T. Matsuno, T. Uemura, R. Akiyama, T. Kagemoto, H. Makino, H. Takata, and M. Nagata, “Fine-grained in-circuit continuous-time probing technique of dynamic supply variations in SoCs, ” IEEE Int. Solid-State Circuits Conf. Dig. of Tech. Papers, pp.288-289, Feb. 2007.","DOI":"10.1109\/ISSCC.2007.373407"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] M. Fukazawa, M. Kurimoto, R. Akiyama, H. Takata, and M. Nagata, “Experimental evaluation of digital-circuit susceptibility to voltage variation in dynamic frequency scaling, ” 2008 Symp. VLSI Circuits Dig. of Tech. Papers, pp.150-151, June 2008.","DOI":"10.1109\/VLSIC.2008.4585986"},{"key":"12","first-page":"865","volume":"2006 Vol.2","author":"FUKAZAWA MITSUYA","year":"2006"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/www.jstage.jst.go.jp\/article\/transele\/E92.C\/4\/E92.C_4_475\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,26]],"date-time":"2021-04-26T05:04:18Z","timestamp":1619413458000},"score":1,"resource":{"primary":{"URL":"http:\/\/www.jstage.jst.go.jp\/article\/transele\/E92.C\/4\/E92.C_4_475\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009]]},"references-count":12,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2009]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.e92.c.475","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009]]}}}