乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,31]],"date-time":"2024-08-31T04:28:56Z","timestamp":1725078536880},"reference-count":33,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2018,12,1]]},"DOI":"10.1587\/transele.e101.c.931","type":"journal-article","created":{"date-parts":[[2018,11,30]],"date-time":"2018-11-30T22:26:32Z","timestamp":1543616792000},"page":"931-941","source":"Crossref","is-referenced-by-count":1,"title":["Fully Integrated CMOS PAs with Two-Winding and Single-Winding Combined Transformer for WLAN Applications"],"prefix":"10.1587","volume":"E101.C","author":[{"given":"Se-Eun","family":"CHOI","sequence":"first","affiliation":[{"name":"Pusan National University"}]},{"given":"Hyunjin","family":"AHN","sequence":"additional","affiliation":[{"name":"Pusan National University"}]},{"given":"Hyunsik","family":"RYU","sequence":"additional","affiliation":[{"name":"Pusan National University"}]},{"given":"Ilku","family":"NAM","sequence":"additional","affiliation":[{"name":"Pusan National University"}]},{"given":"Ockgoo","family":"LEE","sequence":"additional","affiliation":[{"name":"Pusan National University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] I. Aoki, S.D. Kee, D.B. Rutledge, and A. Hajimiri, \u201cDistributed active transformer-a new power-combining and impedance-transformation technique,\u201d IEEE J. Solid-State Circuits, vol.37, no.3, pp.371-383, March 2002.","DOI":"10.1109\/4.987090"},{"key":"2","doi-asserted-by":"publisher","unstructured":"[2] I. Aoki, S.D. Kee, D.B. Rutledge, and A. Hajimiri, \u201cFully integrated CMOS power amplifier design using the distributed active-transformer architecture,\u201d IEEE J. Solid-State Circuits, vol.37, no.3, pp.371-383, March 2002 10.1109\/4.987090","DOI":"10.1109\/4.987090"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] E. Kaymaksut and P. Reynaert, \u201cDual-mode CMOS Doherty LTE power amplifier with symmetric hybrid transformer,\u201d IEEE J. Solid-State Circuits, vol.50, no.9, pp.1974-1987, Sept. 2015. 10.1109\/jssc.2015.2422819","DOI":"10.1109\/JSSC.2015.2422819"},{"key":"4","doi-asserted-by":"publisher","unstructured":"[4] G. Liu, P. Haldi, T.-J.K. Liu, and A.M. Niknejad, \u201cFully integrated CMOS power amplifier with efficiency enhancement at power back-off,\u201d IEEE J. Solid-State Circuits, vol.43, no.3, pp.600-609, March 2008. 10.1109\/jssc.2007.916585","DOI":"10.1109\/JSSC.2007.916585"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] P. Haldi, D. Chowdhury, P. Reynaert, G. Liu, and A.M. Niknejad, \u201cA 5.8 GHz 1 V linear power amplifier using a novel on-chip transformer power combiner in standard 90 nm CMOS,\u201d IEEE J. Solid-State Circuits, vol.43, no.5, pp.1054-1063, May 2008. 10.1109\/jssc.2008.920347","DOI":"10.1109\/JSSC.2008.920347"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] D. Chowdhury, C.D. Hull, O.B. Degani, Y. Wang, and A.M.Niknejad, \u201cA fully integrated dual-mode highly linear 2.4 GHz CMOS power amplifier for 4G WiMax applications,\u201d IEEE J. Solid-State Circuits, vol.44, no.12, pp.3393-3402, Dec. 2009. 10.1109\/jssc.2009.2032277","DOI":"10.1109\/JSSC.2009.2032277"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] Y. Tan, H. Xu, M. El-Tanani, and S. Taylot, \u201cA flip-chip-packaged 1.8V 28 dBm class-AB power amplifier with shielded concentric transformers in 32nm SoC CMOS,\u201d IEEE Int. Solid-State Circuits Conf. Tech. Dig., pp.426-427, Feb. 2011.","DOI":"10.1109\/ISSCC.2011.5746381"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] Y. Tan, J. Duster, C.-T. Fu, E. Alpman, A. Balankutty, C. Lee, A. Ravi, S. Pellerano, K. Chandrashekar, H. Kim, B. Carlton, S. Suzuki, M. Shafi, Y. Palaskas, and H. Lakdawala, \u201cA 2.4 GHz WLAN transceiver with fully-integrated highly-linear 1.8V 28.4 dBm PA, 34 dBm T\/R switch, 240MS\/s DAC, 320 MS\/s ADC, and DPLL in 32 nm SoC CMOS,\u201d Symposium on IEEE VLSI Circuits Dig., pp.76-77, June 2012. 10.1109\/vlsic.2012.6243797","DOI":"10.1109\/VLSIC.2012.6243797"},{"key":"9","doi-asserted-by":"publisher","unstructured":"[9] E. Kaymaksut and P. Reynaert, \u201cTransformer-based uneven Doherty power amplifier in 90 nm CMOS for WLAN Applications,\u201d IEEE J. Solid-State Circuits, vol.47, no.7, pp.1659-1671, July 2012. 10.1109\/jssc.2012.2191334","DOI":"10.1109\/JSSC.2012.2191334"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] K.H. An, O. Lee, H. Kim, D.H. Lee, J. Han, K.S. Yang, J.J. Chang, W. Woo, C.-H. Lee, and J. Laskar, \u201cPower-combining transformer techniques for fully-integrated CMOS power amplifiers,\u201d IEEE J. Solid-State Circuits, vol.43, no.5, pp.1064-1075, May 2008.","DOI":"10.1109\/JSSC.2008.920349"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] K.H. An, D.H. Lee, O. Lee, H. Kim, J. Han, W. Kim, C.-H. Lee, H. Kim, and J. Laskar, \u201cA 2.4 GHz fully integrated linear CMOS power amplifier with discrete power control,\u201d IEEE Microw. Compon. Lett., vol.19, no.7, pp.479-481, July 2009. 10.1109\/lmwc.2009.2022141","DOI":"10.1109\/LMWC.2009.2022141"},{"key":"12","doi-asserted-by":"publisher","unstructured":"[12] J. Kim, Y. Yoon, H. Kim, K.H. An, W. Kim, H.-W. Kim, C.-H. Lee, and K.T. Kornegay, \u201cA linear multi-mode CMOS power amplifier with discrete resizing and concurrent power combining structure,\u201d IEEE J. Solid-State Circuits, vol.46, no.5, pp.1034-1048, May 2011. 10.1109\/jssc.2011.2118010","DOI":"10.1109\/JSSC.2011.2118010"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] V.A. Solomko and P. Weger, \u201cA fully integrated 4.4-3.8-GHz power amplifier with autotransformer balun,\u201d IEEE Trans. Microw. Theory Techn., vol.57, no.9, pp.2160-2172, Sept. 2009.","DOI":"10.1109\/TMTT.2009.2027083"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] H. Ahn, S. Baek, H. Ryu, I. Nam, and O. Lee, \u201cA highly efficient WLAN CMOS PA with two-winding and single-winding combined transformer,\u201d IEEE Radio Freq. Integr. Circuits Symp. Dig.,pp.310-313, 2016. 10.1109\/rfic.2016.7508313","DOI":"10.1109\/RFIC.2016.7508313"},{"key":"15","doi-asserted-by":"publisher","unstructured":"[15] C. Wang, M. Vaidyanathan, and L.E. Larson, \u201cA capacitance-compensation technique for improved linearity in CMOS Class-AB power amplifiers,\u201d IEEE J. Solid-State Circuits, vol.39, no.11, pp.1927-1937, Nov. 2004. 10.1109\/jssc.2004.835834","DOI":"10.1109\/JSSC.2004.835834"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] A. Afsahi, A. Behzad, V. Magoon, and L.E. Larson, \u201cLinearized dual band power amplifiers with integrated baluns in 65 nm CMOS for a 22 802.11 n MIMO WLAN SoC,\u201d IEEE J. Solid-State Circuits, vol.45, no.5, pp.955-966, May 2010.","DOI":"10.1109\/JSSC.2010.2041401"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] Y. Ding and R. Harjani, \u201cA high-efficiency CMOS +22-dBm linear power amplifier,\u201d IEEE J. Solid-State Circuits, vol.40, no.9, pp.1895-1900, Sept. 2005. 10.1109\/jssc.2005.848179","DOI":"10.1109\/JSSC.2005.848179"},{"key":"18","doi-asserted-by":"publisher","unstructured":"[18] T. Joo, B. Koo, and S. Hong, \u201cA WLAN RF CMOS PA with large signal MGTR method,\u201d IEEE Trans. Microw. Theory Techn., vol.61, no.3, pp.1272-1279, March 2013. 10.1109\/tmtt.2013.2244228","DOI":"10.1109\/TMTT.2013.2244228"},{"key":"19","doi-asserted-by":"publisher","unstructured":"[19] S. Baek, H. Ryu, I. Nam, M. Jeong, B.-E. Kim, and O. Lee, \u201cA 2.4-GHz CMOS power amplifier with parallel-combined transistors and selective adaptive biasing for wireless LAN applications,\u201d Microwave and Opt. Technol. Lett., vol.58, no.6, pp.1374-1377, March 2016. 10.1002\/mop.29810","DOI":"10.1002\/mop.29810"},{"key":"20","doi-asserted-by":"publisher","unstructured":"[20] Y.S. Noh and C.S. Park, \u201cPCS\/W-CDMA dual-band MMIC power amplifier with a newly proposed linearizing bias circuit,\u201d IEEE J. Solid-State Circuits, vol.37, no.9, pp.1096-1099, Sept. 2002. 10.1109\/jssc.2002.801169","DOI":"10.1109\/JSSC.2002.801169"},{"key":"21","doi-asserted-by":"publisher","unstructured":"[21] Y.S. Noh and C.S. Park, \u201cAn intelligent power amplifier MMIC using a new adaptive bias control circuit for W-CDMA applications,\u201d IEEE J. Solid-State Circuits, vol.39, no.6, pp.967-970, June 2004. 10.1109\/jssc.2004.827804","DOI":"10.1109\/JSSC.2004.827804"},{"key":"22","unstructured":"[22] J.H. Kim, J.H. Kim, Y.S. Noh, and C.S. Park, \u201cMMIC power amplifier with on chip adaptive predistortion function for W-CDMA mobile terminals,\u201d IEICE Trans. Electron., vol.E87-C, no.7, pp.1192-1196, July 2004."},{"key":"23","doi-asserted-by":"publisher","unstructured":"[23] K.-C. Lin, T.-Y. Yang, K.-Y. Chen, and H.-K. Chiou, \u201cHigh efficiency open collector adaptive bias SiGe HBT differential power amplifier,\u201d IEICE Trans. Electron., vol.E89-C, no.11, pp.1704-1707, 2006. 10.1093\/ietele\/e89-c.11.1704","DOI":"10.1093\/ietele\/e89-c.11.1704"},{"key":"24","doi-asserted-by":"publisher","unstructured":"[24] B. Koo, Y. Na, and S. Hong, \u201cIntegrated bias circuits of RF CMOS cascode power amplifier for linearity enhancement,\u201d IEEE Trans. Microw. Theory Techn., vol.60, no.2, pp.340-351, Feb. 2012. 10.1109\/tmtt.2011.2177857","DOI":"10.1109\/TMTT.2011.2177857"},{"key":"25","doi-asserted-by":"publisher","unstructured":"[25] W. Kim, K.S. Yang, J. Han, J.J. Chang, and C.H. Lee, \u201cAn EDGE\/GSM quad-band CMOS power amplifier,\u201d IEEE J. Solid-State Circuits, vol.49, no.10, pp.2141-2149, Oct. 2014. 10.1109\/jssc.2014.2338873","DOI":"10.1109\/JSSC.2014.2338873"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] M. Albulet, RF Power Amplifiers, Noble Publishing, Atlanta, GA, 2001.","DOI":"10.1049\/SBEW030E"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] O. El-Charniti, E. Kerherv\u00e9, and J.-B. B\u00e9gueret, \u201cModeling and characterization of on-chip transformers for silicon RFIC,\u201d IEEE Trans. Microw. Theory Technol., vol.55, no.4, pp.607-615, April 2007.","DOI":"10.1109\/TMTT.2007.893647"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] K. Kim, J. Ko, S. Lee, and S. Nam, \u201cA two-stage broadband fully integrated CMOS linear power amplifier for LTE applications,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.63, no.6, pp.533-537, June 2016. 10.1109\/tcsii.2016.2530418","DOI":"10.1109\/TCSII.2016.2530418"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] K.-H. Ahn, Y.-H. Jeong, and S.-H. Lee, \u201cEffects of source and load impedance on the intermodulation products of GaAs FETs,\u201d Proc. IEEE\/MTT-S Int., vol.1, pp.469-472, June 2000. 10.1109\/mwsym.2000.861074","DOI":"10.1109\/MWSYM.2000.861074"},{"key":"30","doi-asserted-by":"publisher","unstructured":"[30] P. Reynaert and M.S.J. Steyaert, \u201cA 2.45-GHz 0.13-\u00b5m CMOS PA with parallel amplification,\u201d IEEE J. Solid-State Circuits, vol.42, no.3, pp.551-562, March 2007. 10.1109\/jssc.2006.891715","DOI":"10.1109\/JSSC.2006.891715"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] P. Reynaert and M. Steyaert, RF Power Amplifiers for Mobile Communications, Springer, Dordrecht, The Netherlands, 2006.","DOI":"10.1007\/1-4020-5117-4"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] A. Samelis, E. Whittaker, M. Ball, A. Bruce, J. Nisbet, L. Lam, C. Christmas, and W. Vaillancourt, \u201cA fully integrated flip-chip SiGe BiCMOS power amplifier for 802.11ac applications,\u201d IEEE Radio Freq. Integr. Circuits Symp. Dig., pp.314-317, 2016. 10.1109\/rfic.2016.7508314","DOI":"10.1109\/RFIC.2016.7508314"},{"key":"33","doi-asserted-by":"publisher","unstructured":"[33] T. Joo, D.-H. Lee, and S. Hong, \u201cA fully integrated RF CMOS front-end IC for connectivity applications,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.63, no.11, pp.1024-1028, Nov. 2016. 10.1109\/tcsii.2016.2548259","DOI":"10.1109\/TCSII.2016.2548259"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E101.C\/12\/E101.C_931\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,11]],"date-time":"2023-09-11T18:42:56Z","timestamp":1694457776000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E101.C\/12\/E101.C_931\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,12,1]]},"references-count":33,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2018]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.e101.c.931","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,12,1]]}}}