{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,3,31]],"date-time":"2022-03-31T08:29:38Z","timestamp":1648715378664},"reference-count":17,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"7","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Trans. Electron."],"published-print":{"date-parts":[[2020,7,1]]},"DOI":"10.1587\/transele.2018ecp5067","type":"journal-article","created":{"date-parts":[[2020,1,26]],"date-time":"2020-01-26T22:04:05Z","timestamp":1580076245000},"page":"341-344","source":"Crossref","is-referenced-by-count":0,"title":["Gate Array Using Low-Temperature Poly-Si Thin-Film Transistors"],"prefix":"10.1587","volume":"E103.C","author":[{"given":"Mutsumi","family":"KIMURA","sequence":"first","affiliation":[{"name":"Department of Electronics and Informatics, Ryukoku University"},{"name":"Innovative Materials and Processing Research Center, High-Tech Research Center"}]},{"given":"Masashi","family":"INOUE","sequence":"additional","affiliation":[{"name":"Department of Electronics and Informatics, Ryukoku University"}]},{"given":"Tokiyoshi","family":"MATSUDA","sequence":"additional","affiliation":[{"name":"Innovative Materials and Processing Research Center, High-Tech Research Center"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] Y. Kuo, Thin Film Transistors, Materials and Processes, Polycrys-talline Silicon Thin Film Transistors, Kluwer Academic Publishers, 2004.","DOI":"10.1007\/978-1-4615-0397-2"},{"key":"2","unstructured":"[2] K. Yoneda, R. Yokoyama, and T. Yamada, \u201cDevelopment trends of LTPS TFT LCDs for mobile applications,\u201d VLSI Circuits Symposium'01, pp.85-90, 2001. 10.1109\/vlsic.2001.934204"},{"key":"3","doi-asserted-by":"publisher","unstructured":"[3] S. Uchikoga, \u201cLow-temperature polycrystalline silicon thin-film transistor technologies for system-on-glass displays,\u201d MRS Bulletin, vol.27, no.11, pp.881-886, 2002. 10.1557\/mrs2002.277","DOI":"10.1557\/mrs2002.277"},{"key":"4","unstructured":"[4] B. Lee, Y. Hirayama, Y. Kubota, S. Imai, A. Imaya, M. Katayama, K. Kato, A. Ishikawa, T. Ikeda, Y. Kurokawa, T. Ozaki, K. Mutaguch, and S. Yamazaki, \u201cA CPU on a glass substrate using CG-silicon TFTs,\u201d ISSCC'03, pp.164-165, 2003. 10.1109\/isscc.2003.1234250"},{"key":"5","doi-asserted-by":"publisher","unstructured":"[5] N. Karaki, T. Nanmoto, H. Ebihara, S. Inoue, and T. Shimoda, \u201cA flexible 8-bit asynchronous microprocessor based on low-temperature poly-silicon (LTPS) TFT technology,\u201d SID'05, pp.1430-1433, 2005. 10.1889\/1.2036276","DOI":"10.1889\/1.2036276"},{"key":"6","doi-asserted-by":"publisher","unstructured":"[6] T. Nishibe and H. Nakamura, \u201cValue-added circuit and function integration for SOG (system-on-glass) based on LTPS technology,\u201d SID'06, pp.1091-1094, 2006. 10.1889\/1.2433163","DOI":"10.1889\/1.2433163"},{"key":"7","doi-asserted-by":"publisher","unstructured":"[7] Y. Nakajima, Y. Teranishi, Y. Kida, and Y. Maki, \u201c Ultra-low-power LTPS TFT-LCD technology using a multi-bit pixel memory circuit,\u201d SID'06, pp.1185-1188, 2006. 10.1889\/1.2451410","DOI":"10.1889\/1.2451410"},{"key":"8","doi-asserted-by":"publisher","unstructured":"[8] M. Miyasaka, \u201cSuftla flexible microelectronics on their way to business,\u201d SID'07, pp.1673-1676, 2007. 10.1889\/1.2785645","DOI":"10.1889\/1.2785645"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] J. Jang, \u201cTFT technologies for large area electronics,\u201d ECS Trans., vol.8, no.1, pp.39-43, 2007. 10.1149\/1.2767284","DOI":"10.1149\/1.2767284"},{"key":"10","doi-asserted-by":"publisher","unstructured":"[10] N. Verma, Y. Hu, L. Huang, W.S.A. Rieutort-Louis, J.S. Robinson, T. Moy, B. Glisic, S. Wagner, and J.C. Sturm, \u201cEnabling scalable hybrid systems: Architectures for exploiting large-area electronics in applications,\u201d Proc. IEEE, vol.103, no.4, pp.690-712, 2015. 10.1109\/jproc.2015.2399476","DOI":"10.1109\/JPROC.2015.2399476"},{"key":"11","doi-asserted-by":"publisher","unstructured":"[11] P.G. Bahubalindruni, V.G. Tavares, P. Barquinha, C. Duarte, P.G. de Oliveira, R. Martins, and E. Fortunato, \u201cTransparent current mirrors with a-GIZO TFTs: Neural modeling, simulation and fab-rication,\u201d J. Display Technology, vol.9, no.12, pp.1001-1006, 2013. 10.1109\/jdt.2013.2275251","DOI":"10.1109\/JDT.2013.2275251"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] F. Ellinger, C. Carta, A. H\u00fcbler, G. Schmidt, J. Zapf, G. Tr\u00f6ster, A. Talo, D. Kozakis, D. Vassiliadis, R. Paradiso, M. Krebs, M. Scharber, and M. Tuomikoski, \u201cOrganic and large-area electronic (OLAE) technologies for smart textiles,\u201d Multidisciplinary Know-How for Smart-Textiles Developers, pp.253-284, Woodhead Publishing, 2013. 10.1533\/9780857093530.2.253","DOI":"10.1533\/9780857093530.2.253"},{"key":"13","unstructured":"[13] J.W. Read, Gate Arrays: Design Techniques and Applications, McGraw-Hill, 1985."},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] T. Sameshima, S. Usui, and M. Sekiya, \u201cXeCl excimer laser annealing used in the fabrication of poly-Si TFT's,\u201d IEEE Electron Device Lett., vol.7, pp.276-278, 1986. 10.1109\/EDL.1986.26372","DOI":"10.1109\/EDL.1986.26372"},{"key":"15","unstructured":"[15] S. Inoue, M. Matsuo, T. Hashizume, H. Ishiguro, T. Nakazawa, and H. Ohshima, \u201cLow temperature CMOS self-aligned poly-Si TFTs and circuit scheme utilizing new ion doping and masking technique,\u201d IEDM'91, pp.555-558, 1991. 10.1109\/iedm.1991.235409"},{"key":"16","doi-asserted-by":"publisher","unstructured":"[16] N. Sano, M. Sekiya, M. Hara, A. Kohno, and T. Sameshima, \u201cHigh quality SiO2<\/sub>\/Si interfaces of poly-crystalline silicon thin film transistors by annealing in wet atmosphere,\u201d IEEE Electron Device Lett., vol.16, no.5, pp.157-160, 1995. 10.1109\/55.382225","DOI":"10.1109\/55.382225"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] Y.-H. Yu, Y.-J. Lee, Y.-H. Li, C.-H. Kuo, C.-H. Li, Y.-J. Hsieh, C.-T. Liu, and Y.-J.E. Chen, \u201cAn LTPS TFT demodulator for RFID tags embeddable on panel displays,\u201d IEEE Trans. Microw. Theory Techn., vol.57, no.5, pp.1356-1361, 2009. 10.1109\/tmtt.2009.2017312","DOI":"10.1109\/TMTT.2009.2017312"}],"container-title":["IEICE Transactions on Electronics"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E103.C\/7\/E103.C_2018ECP5067\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,7,4]],"date-time":"2020-07-04T03:23:15Z","timestamp":1593832995000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/transele\/E103.C\/7\/E103.C_2018ECP5067\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7,1]]},"references-count":17,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2020]]}},"URL":"https:\/\/doi.org\/10.1587\/transele.2018ecp5067","relation":{},"ISSN":["0916-8524","1745-1353"],"issn-type":[{"value":"0916-8524","type":"print"},{"value":"1745-1353","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,7,1]]}}}