{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,8]],"date-time":"2023-09-08T13:22:31Z","timestamp":1694179351269},"reference-count":7,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"7","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2011]]},"DOI":"10.1587\/elex.8.478","type":"journal-article","created":{"date-parts":[[2011,4,12]],"date-time":"2011-04-12T06:07:54Z","timestamp":1302588474000},"page":"478-483","source":"Crossref","is-referenced-by-count":4,"title":["A novel adder cell for ultra low voltage, ultra low power networks in nanoscale VLSI circuits"],"prefix":"10.1587","volume":"8","author":[{"given":"Gholamreza","family":"Karimi","sequence":"first","affiliation":[{"name":"Electrical Engineering Department, Faculty of Engineering, Razi University"}]},{"given":"Omid","family":"Sadeghi","sequence":"additional","affiliation":[{"name":"Electrical Engineering Department, Faculty of Engineering, Razi University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2010.06.009"},{"key":"2","unstructured":"[2] H. T. Ngo and V. K. Asari, “Partitioning and gating technique for low-power multiplication in video processing applications,” Microelectronics Journal<\/i>, vol. 40, no. 11, pp. 1582-1589, Nov. 2009."},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2007.12.016"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2692(99)00048-8"},{"key":"5","unstructured":"[5] J. M. Rabaey, Digital integrated circuits a design perspective<\/i>, Prentice Hall, 2003."},{"key":"6","unstructured":"[6] K. Ishimaru, “45nm\/32nm CMOS - Challenge and perspective,” Solid-State Electronics<\/i>, vol. 52, no. 9, pp. 1266-1273, Sept. 2008."},{"key":"7","unstructured":"[7] A. M. Atikunnabi, “Leakage power minimization of nanoscale CMOS multipliers<\/i>,” M. S. dissertation, The University of Texas at San Antonio, Oct. 2010."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/www.jstage.jst.go.jp\/article\/elex\/8\/7\/8_7_478\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,23]],"date-time":"2021-04-23T20:16:04Z","timestamp":1619208964000},"score":1,"resource":{"primary":{"URL":"http:\/\/www.jstage.jst.go.jp\/article\/elex\/8\/7\/8_7_478\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011]]},"references-count":7,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2011]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.8.478","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011]]}}}