{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,5,10]],"date-time":"2024-05-10T00:19:06Z","timestamp":1715300346671},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"13","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2022,7,10]]},"DOI":"10.1587\/elex.19.20220198","type":"journal-article","created":{"date-parts":[[2022,5,31]],"date-time":"2022-05-31T22:14:10Z","timestamp":1654035250000},"page":"20220198-20220198","source":"Crossref","is-referenced-by-count":0,"title":["A novel adaptive-refresh scheme to reduce refresh with page endurance variance in 3D TLC NAND flash memories"],"prefix":"10.1587","volume":"19","author":[{"given":"Xianliang","family":"Wang","sequence":"first","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]},{"given":"Qi","family":"Wang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]},{"given":"Bo","family":"Zhang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]},{"given":"Jing","family":"He","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]},{"given":"Zongliang","family":"Huo","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"},{"name":"Yangtze Memory Technologies Co., Ltd."}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] C. Kim, et al.<\/i>: \u201c11.4 A 512Gb 3b\/cell 64-stacked WL 3D V-NAND flash memory,\u201d 2017 IEEE International Solid-State Circuits Conference (2017) 202 (DOI: 10.1109\/ISSCC.2017.7870331)."},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] K. Kwon, et al.<\/i>: \u201cAn advanced SLC-buffering for TLC NAND flash-based storage,\u201d IEEE Trans. Consum. Electron. 63<\/b> (2017) 459 (DOI: 10.1109\/TCE.2017.015070).","DOI":"10.1109\/TCE.2017.015070"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] Y. Koh, et al.<\/i>: \u201cNAND flash scaling beyond 20nm,\u201d 2009 IEEE International Memory Workshop (2009) 3 (DOI: 10.1109\/IMW.2009.5090600).","DOI":"10.1109\/IMW.2009.5090600"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] Y. Cai, et al.<\/i>: \u201cData retention in MLC NAND flash memory: characterization, optimization, and recovery,\u201d 2015 IEEE 21st International Symposium on High Performance Computer Architecture (2015) 551 (DOI: 10.1109\/HPCA.2015.7056062).","DOI":"10.1109\/HPCA.2015.7056062"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] H. Choi, et al.<\/i>: \u201cVLSI implementation of BCH error correction for multilevel cell NAND flash memory,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 18<\/b> (2010) 843 (DOI: 10.1109\/TVLSI.2009.2015666).","DOI":"10.1109\/TVLSI.2009.2015666"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] Y. Lee, et al.<\/i>: \u201c6.4Gb\/s multi-threaded BCH encoder and decoder for multi-channel SSD controllers,\u201d 2012 IEEE International Solid-State Circuits Conference (2012) 426 (DOI: 10.1109\/ISSCC.2012.6177075).","DOI":"10.1109\/ISSCC.2012.6177075"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] Y. Cai, et al.<\/i>: \u201cFlash correct-and-refresh: retention-aware error management for increased flash memory lifetime,\u201d 2012 IEEE 30th International Conference on Computer Design (2012) 94 (DOI: 10.1109\/ICCD.2012.6378623).","DOI":"10.1109\/ICCD.2012.6378623"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] F. Margaglia, et al.<\/i>: \u201cImproving MLC flash performance and endurance with extended P\/E cycles,\u201d 2015 31st Symposium on Mass Storage Systems and Technologies (2015) 1 (DOI: 10.1109\/MSST.2015.7208278).","DOI":"10.1109\/MSST.2015.7208278"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] H. Park, et al.<\/i>: \u201cIncremental redundancy to reduce data retention errors in flash-based SSDs,\u201d 2015 31st Symposium on Mass Storage Systems and Technologies (2015) 1 (DOI: 10.1109\/MSST.2015.7208279).","DOI":"10.1109\/MSST.2015.7208279"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] Y. Luo, et al.<\/i>: \u201cWARM: improving NAND flash memory lifetime with write-hotness aware retention management,\u201d 2015 31st Symposium on Mass Storage Systems and Technologies (2015) 1 (DOI: 10.1109\/MSST.2015.7208284).","DOI":"10.1109\/MSST.2015.7208284"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] M.-C. Yang, et al.<\/i>: \u201cOn minimizing internal data migrations of flash devices via lifetime-retention harmonization,\u201d IEEE Trans. Comput. 70<\/b> (2021) 428 (DOI: 10.1109\/TC.2020.2989554).","DOI":"10.1109\/TC.2020.2989554"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] K. Mizoguchi, et al.<\/i>: \u201cData-retention characteristics comparison of 2D and 3D TLC NAND flash memories,\u201d 2017 IEEE International Memory Workshop (2017) 1 (DOI: 10.1109\/IMW.2017.7939077).","DOI":"10.1109\/IMW.2017.7939077"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] T. Nakamura, et al.<\/i>: \u201cData pattern & Memory variation aware fine-grained ECC optimized by neural network for 3D-TLC NAND flash memories with 2.0x data-retention time extension and 30% parity overhead reduction,\u201d 2019 IEEE 11th International Memory Workshop (IMW) (2019) 1 (DOI: 10.1109\/IMW.2019.8739730).","DOI":"10.1109\/IMW.2019.8739730"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] A. Gupta, et al.<\/i>: \u201cDFTL: a flash translation layer employing demand-based selective caching of page-level address mappings,\u201d 2009 ACM 14th International Conference on Architectural Support for Programming Languages and Operating Systems (2009) 229 (DOI: 10.1145\/1508244.1508271).","DOI":"10.1145\/1508244.1508271"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] S.-W. Lee, et al.<\/i>: \u201cA log buffer-based flash translation layer using fully-associative sector translation,\u201d ACM Transactions on Embedded Computing Systems 6<\/b> (2007) 18 (DOI: 10.1145\/1275986.1275990).","DOI":"10.1145\/1275986.1275990"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] H. Yan, et al.<\/i>: \u201cAn efficient and non-time-sensitive file-aware garbage collection algorithm for NAND flash-based consumer electronics,\u201d IEEE Trans. Consum. Electron., 65<\/b> (2019) 73 (DOI: 10.1109\/TCE.2018.2885102).","DOI":"10.1109\/TCE.2018.2885102"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] X. Kong, et al.<\/i>: \u201cWear-aware out-of-order dynamic scheduling for NAND flash-based consumer electronics,\u201d IEEE Trans. Consum. Electron. 67<\/b> (2021) 40 (DOI: 10.1109\/TCE.2020.3041741).","DOI":"10.1109\/TCE.2020.3041741"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] Y. Pan, et al.<\/i>: \u201cQuasi-nonvolatile SSD: trading flash memory nonvolatility to improve storage system performance for enterprise applications,\u201d IEEE International Symposium on High-Performance Comp Architecture (2012) 1 (DOI: 10.1109\/HPCA.2012.6168954).","DOI":"10.1109\/HPCA.2012.6168954"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] J. Jeong, et al.<\/i>: \u201cDynamic erase voltage and time scaling for extending lifetime of NAND flash-based SSDs,\u201d IEEE Trans. Comput. 66<\/b> (2017) 616 (DOI: 10.1109\/TC.2016.2615038).","DOI":"10.1109\/TC.2016.2615038"},{"key":"20","unstructured":"[20] T.J.E. Schwarz, et al.<\/i>: \u201cDisk scrubbing in large archival storage systems,\u201d IEEE Computer Society\u2019s 12th Annual International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunications Systems (2004) 409 (DOI: 10.1109\/MASCOT.2004.1348296)."},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] I. Bhati, et al.<\/i>: \u201cFlexible auto-refresh: enabling scalable and energy-efficient DRAM refresh reductions,\u201d 2015 ACM\/IEEE 42nd Annual International Symposium on Computer Architecture (2015) 235 (DOI: 10.1145\/2749469.2750408).","DOI":"10.1145\/2749469.2750408"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] M. Awasthi, et al.<\/i>: \u201cEfficient scrub mechanisms for error-prone emerging memories,\u201d IEEE International Symposium on High-Performance Comp Architecture (2012) 1 (DOI: 10.1109\/HPCA.2012.6168941).","DOI":"10.1109\/HPCA.2012.6168941"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] J. Liu, et al.<\/i>: \u201cRAIDR: retention-aware intelligent DRAM refresh,\u201d 2012 39th Annual International Symposium on Computer Architecture (2012) 1 (DOI: 10.1109\/ISCA.2012.6237001).","DOI":"10.1109\/ISCA.2012.6237001"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] L. Shi, et al.<\/i>: \u201cRetention trimming for lifetime improvement of flash memory storage systems,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 35<\/b> (2015) 58 (DOI: 10.1109\/TCAD.2015.2453369).","DOI":"10.1109\/TCAD.2015.2453369"},{"key":"25","unstructured":"[25] R.-S. Liu, et al.<\/i>: \u201cOptimizing NAND flash-based SSDs via retention relaxation,\u201d Proceedings of the 10th USENIX conference on File and Storage Technologies (2012) 11."},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] D. Wei, et al.<\/i>: \u201cPEVA: a page endurance variance aware strategy for the lifetime extension of NAND flash,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 24<\/b> (2015) 1749 (DOI: 10.1109\/TVLSI.2015.2479250).","DOI":"10.1109\/TVLSI.2015.2479250"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] M. Buddhanoy, et al.<\/i>: \u201cRuntime variability monitor for data retention characteristics of commercial NAND flash memory,\u201d 2021 IEEE International Reliability Physics Symposium (IRPS) (2021) 1 (DOI: 10.1109\/IRPS46558.2021.9405143).","DOI":"10.1109\/IRPS46558.2021.9405143"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] Q. Li, et al.<\/i>: \u201cOptimal read voltages decision scheme eliminating read retry operations for 3D NAND flash memories,\u201d Microelectronics Reliability 131<\/b> (2022) 114509 (DOI: 10.1016\/j.microrel.2022.1145098).","DOI":"10.1016\/j.microrel.2022.114509"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] D.A. Baglee: \u201cCharacteristics & reliability of 100\u00c5 oxides,\u201d 22nd International Reliability Physics Symposium (1984) 152 (DOI: 10.1109\/IRPS.1984.362035).","DOI":"10.1109\/IRPS.1984.362035"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] Y. Hu, et al.<\/i>: \u201cPerformance impact and interplay of SSD parallelism through advanced commands, allocation strategy, and data granularity,\u201d Proceedings of the international conference on Supercomputing Association for Computing Machinery (2011) 96 (DOI: 10.1145\/1995896.1995912).","DOI":"10.1145\/1995896.1995912"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] H. Sun, et al.<\/i>: \u201cCo-active: a workload-aware collaborative cache management scheme for NVMe SSDs,\u201d IEEE Trans. Parallel Distrib. Syst. 32<\/b> (2021) 1437 (DOI: 10.1109\/TPDS.2021.3052028).","DOI":"10.1109\/TPDS.2021.3052028"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/13\/19_19.20220198\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,9]],"date-time":"2024-05-09T05:04:52Z","timestamp":1715231092000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/19\/13\/19_19.20220198\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,7,10]]},"references-count":31,"journal-issue":{"issue":"13","published-print":{"date-parts":[[2022]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.19.20220198","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,7,10]]},"article-number":"19.20220198"}}