{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,4]],"date-time":"2022-04-04T01:27:36Z","timestamp":1649035656896},"reference-count":12,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"5","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2013]]},"DOI":"10.1587\/elex.10.20130081","type":"journal-article","created":{"date-parts":[[2013,3,12]],"date-time":"2013-03-12T23:08:27Z","timestamp":1363129707000},"page":"20130081-20130081","source":"Crossref","is-referenced-by-count":3,"title":["PVT-induced timing error detection through replica circuits and time redundancy in reconfigurable devices"],"prefix":"10.1587","volume":"10","author":[{"given":"Dawood","family":"Alnajjar","sequence":"first","affiliation":[{"name":"Department of Information Systems Engineering, Osaka University"},{"name":"JST, CREST"}]},{"given":"Yukio","family":"Mitsuyama","sequence":"additional","affiliation":[{"name":"JST, CREST"},{"name":"School of Systems Engineering, Kochi University of Technology"}]},{"given":"Masanori","family":"Hashimoto","sequence":"additional","affiliation":[{"name":"Department of Information Systems Engineering, Osaka University"},{"name":"JST, CREST"}]},{"given":"Takao","family":"Onoye","sequence":"additional","affiliation":[{"name":"Department of Information Systems Engineering, Osaka University"},{"name":"JST, CREST"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] T. Kuroda, et al., “Variable supply-voltage scheme for low-power high-speed CMOS digital design,” IEEE J. Solid-State Circuits<\/i>, vol. 33, no. 3, pp. 454-462, March 1998.","DOI":"10.1109\/4.661211"},{"key":"2","unstructured":"[2] J. W. Tschanz, et al., “Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage,” IEEE J. Solid-State Circuits<\/i>, vol. 37, no. 11, pp. 1396-1402, Nov. 2002."},{"key":"3","unstructured":"[3] J. T. Kao, et al., “A 175-mV multiply-accumulate unit using an adaptive supply voltage and body bias architecture,” IEEE J. Solid-State Circuits<\/i>, vol. 37, no. 11, pp. 1545-1554, Nov. 2002."},{"key":"4","unstructured":"[4] J. Tschanz, et al., “Tunable replica circuits and adaptive voltage-frequency techniques for dynamic voltage, temperature, and aging variation tolerance,” Symposium on VLSI Circuits Digest of Technical Papers<\/i>, 2009."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] S. Das, et al., “A self-tuning DVS processor using delay-error detection and correction,” IEEE J. Solid-State Circuits<\/i>, vol. 41, no. 4, pp. 792-804, April 2006.","DOI":"10.1109\/JSSC.2006.870912"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] S. Das, et al., “Razor II: In situ error detection and correction for PVT and SER tolerance,” IEEE J. Solid-State Circuits<\/i>, vol. 44, no. 1, pp. 32-48, Jan. 2009.","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] H. Fuketa, et al., “Adaptive performance compensation with in-situ timing error predictive sensors for subthreshold circuits,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst.<\/i>, vol. 20, no. 2, pp. 333-343, Feb. 2012.","DOI":"10.1109\/TVLSI.2010.2101089"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] N. Kanekawa, et al., Dependability in electronic systems, <\/i> Springer, 2011.","DOI":"10.1007\/978-1-4419-6715-2"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] J. Freijedo, et al., “Impact of power supply voltage variations on FPGA-based digital systems performance,” J. Low Power Electron.<\/i>, vol. 6, pp. 339-349, Aug. 2010.","DOI":"10.1166\/jolpe.2010.1076"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] A. Kumar, et al., “FPGA design for timing yield under process variations,” IEEE Trans. Very Large Scale Integr. (VLSI) Syst.<\/i>, vol. 18, no. 3, pp. 423-435, March 2010.","DOI":"10.1109\/TVLSI.2008.2011555"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] H. Yu, et al., “Fine-grained characterization of process variation in FPGAs,” Proc. Int. Conf. Field Programmable Technology<\/i>, pp. 138-145, Dec. 2010.","DOI":"10.1109\/FPT.2010.5681770"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] D. Alnajjar, et al., “Coarse-grained dynamically reconfigurable architecture with flexible reliability,” Proc. Field Programmable Logic and Applications<\/i>, pp. 186-192, Sept. 2009.","DOI":"10.1109\/FPL.2009.5272317"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/10\/5\/10_10.20130081\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,11]],"date-time":"2022-02-11T06:03:26Z","timestamp":1644559406000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/10\/5\/10_10.20130081\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"references-count":12,"journal-issue":{"issue":"5","published-print":{"date-parts":[[2013]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.10.20130081","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2013]]}}}