{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,3]],"date-time":"2022-04-03T19:17:08Z","timestamp":1649013428206},"reference-count":45,"publisher":"Springer Science and Business Media LLC","issue":"1","license":[{"start":{"date-parts":[[2020,7,16]],"date-time":"2020-07-16T00:00:00Z","timestamp":1594857600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2020,7,16]],"date-time":"2020-07-16T00:00:00Z","timestamp":1594857600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":["J Image Video Proc."],"published-print":{"date-parts":[[2020,12]]},"abstract":"Abstract<\/jats:title>This paper presents a framework for complete simulation and verification of Serial Digital Interface (SDI) video using a verilog test-bench and geared toward FPGAs. This framework permits simulating the entire process: from test video signal generation to protocol verification in the FPGA which implements the Device Under Test (DUT). The novelty in the design is the combination of a customized test video signal generator with an implementation clone of DUT transceiver for in-depth protocol debugging. Identical input test patterns of the video protocol under test are generated and fed to DUT for verification. Thus, the model not only permits to evaluate the SDI transport layer but also validates the implementation at ultra low pixel level of the video format. This approach provides two advantages: cost saving in terms of additional lab test equipment and delivering all-in-one test solution to verify design and implementation. A practical implementation using a test example of a macroblock processing chain using SDI video interface shows the viability of the proposed framework for video protocol testing.<\/jats:p>","DOI":"10.1186\/s13640-020-00515-5","type":"journal-article","created":{"date-parts":[[2020,7,16]],"date-time":"2020-07-16T17:02:36Z","timestamp":1594918956000},"update-policy":"http:\/\/dx.doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["A novel FPGA-based test-bench framework for SDI stream verification"],"prefix":"10.1186","volume":"2020","author":[{"ORCID":"http:\/\/orcid.org\/0000-0003-3813-3012","authenticated-orcid":false,"given":"Giuseppe","family":"Conti","sequence":"first","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0002-7926-7642","authenticated-orcid":false,"given":"Christos","family":"Kyrkou","sequence":"additional","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0001-7222-9152","authenticated-orcid":false,"given":"Theocharis","family":"Theocharides","sequence":"additional","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0003-2177-6185","authenticated-orcid":false,"given":"Gustavo","family":"Hern\u00e1ndez-Pe\u00f1aloza","sequence":"additional","affiliation":[]},{"ORCID":"http:\/\/orcid.org\/0000-0002-7382-4276","authenticated-orcid":false,"given":"David","family":"Jim\u00e9nez","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,7,16]]},"reference":[{"key":"515_CR1","volume-title":"FPGA Simulation: A Complete Step-by-Step Guide","author":"R. Salemi","year":"2009","unstructured":"R. Salemi, FPGA Simulation: A Complete Step-by-Step Guide (Boston Light Press, Boston, 2009)."},{"key":"515_CR2","unstructured":"R. Salemi, in Design & Test of Computers, IEEE vol. 26, no. 6 pp. 84-94, Nov.-Dec 2009. The uvm primer: a step-by-step introduction to the universal verification methodology (Boston, 2013). ISBN: 0974164933, 9780974164939."},{"key":"515_CR3","doi-asserted-by":"publisher","unstructured":"G. Moretti, in IEEE Design & Test, vol. 34. Accellera\u2019s support for ESL verification and stimulus reuse, pp. 69\u201375. https:\/\/doi.org\/10.1109\/MDAT.2016.2642898.","DOI":"10.1109\/MDAT.2016.2642898"},{"issue":"6","key":"515_CR4","doi-asserted-by":"publisher","first-page":"76","DOI":"10.1109\/MDAT.2015.2427260","volume":"32","author":"M. Barnasconi","year":"2015","unstructured":"M. Barnasconi, et al., UVM-SystemC-AMS framework for system-level verification and validation of automotive use cases in. IEEE Des. Test. 32(6), 76\u201386 (2015).","journal-title":"IEEE Des. Test"},{"key":"515_CR5","unstructured":"DigiTAG and Analysis Mason, Roadmap for the Evolution of DTT - A Bright Future for TV. Brussels: DigiTAG (2014)."},{"key":"515_CR6","unstructured":"SMPTE 292M-1998. Television - Bit-Serial Digital Interface for High Definition Television Systems."},{"key":"515_CR7","doi-asserted-by":"publisher","unstructured":"J. Fowers, G. Brown, P. Cooke, G. Stitt, in Proceedings of the ACM\/SIGDA international symposium on Field Programmable Gate Arrays - FPGA \u201912. A performance and energy comparison of FPGAs, GPUs, and multicores for sliding-window applications (ACM Press, 2012). https:\/\/doi.org\/10.1145\/2145694.2145704.","DOI":"10.1145\/2145694.2145704"},{"key":"515_CR8","doi-asserted-by":"publisher","unstructured":"P. Sj\u00f6vall, V. Viitam\u00e4ki, J. Vanne, T. D. H\u00e4m\u00e4l\u00e4inen, A. Kulmala, FPGA-powered 4K120p HEVC intra encoder (IEEE, 2018). https:\/\/doi.org\/10.1109\/iscas.2018.8351873.","DOI":"10.1109\/iscas.2018.8351873"},{"key":"515_CR9","unstructured":"WFM, 8200 and WFM8300 Waveform Monitors User Manual, Tektronix (2012)."},{"key":"515_CR10","unstructured":"Signal Generator. https:\/\/questtel.com\/unit\/3g-sdi-pattern-generator\/. Accessed 24 Nov 2014."},{"key":"515_CR11","first-page":"1","volume":"22","author":"Werner Kl\u00fctsch","year":"2005","unstructured":"Werner Kl\u00fctsch, Winfried Schultz, Quality control and measurement in HD, EBU \/ IRT HDTV Brief. Geneva Tektronix. Tektronix. 22:, 1\u201350 (2005).","journal-title":"Tektronix"},{"key":"515_CR12","unstructured":"UG, 908 programming and debugging. https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2016_1\/ug908-vivado-programming-debugging.pdf. Accessed 22 Sept 2014."},{"key":"515_CR13","unstructured":"UG, 750 - ISE tutorial: using Xilinx ChipScope Pro ILA Core with project navigator to debug FPGA application. https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx14_7\/ug750.pdf. Accessed 21 Oct 2014."},{"key":"515_CR14","unstructured":"Using SignalTap II Embedded Logic Analyzers in SOPC Builder Systems. https:\/\/www.altera.com\/en_US\/pdfs\/literature\/an\/an323.pdf. Accessed 29 Sept 2014."},{"key":"515_CR15","doi-asserted-by":"publisher","unstructured":"ST 2082-1:2015 Am1, in ST 2082-1:2015 Am1:2016. SMPTE Amendment - 12 Gb\/s Signal\/Data Serial Interface - Electrical - Amendment 1, (2016), pp. 1\u20132. https:\/\/doi.org\/10.5594\/SMPTE.ST2082-1.2015Am1.2016.","DOI":"10.5594\/SMPTE.ST2082-1.2015Am1.2016"},{"key":"515_CR16","unstructured":"Guy Lewis, Michael Waidson, A Guide to standard and high-definition digital video measurements. Tektronix (2001)."},{"key":"515_CR17","volume-title":"100 Power Tips for FPGA Designers","author":"E. Stavinov","year":"2011","unstructured":"E. Stavinov, 100 Power Tips for FPGA Designers (CreateSpace, Scotts Valley, 2011). ISBN 1461186293, 9781461186298."},{"issue":"6","key":"515_CR18","doi-asserted-by":"publisher","first-page":"84","DOI":"10.1109\/MDT.2009.136","volume":"26","author":"I. Mavroidis","year":"2009","unstructured":"I. Mavroidis, I. Mavroidis, I. Papaefstathiou, Accelerating emulation and providing full chip observability and controllability. IEEE Des. Test Comput.26(6), 84\u201394 (2009). https:\/\/doi.org\/10.1109\/mdt.2009.136.","journal-title":"IEEE Des. Test Comput."},{"key":"515_CR19","doi-asserted-by":"publisher","unstructured":"X. Cheng, A. W. Ruan, Y. B. Liao, P. Li, H. C. Huang, in 2010 International Conference on Communications, Circuits and Systems (ICCCAS). A run-time RTL debugging methodology for FPGA-based co-simulation (IEEE. https:\/\/doi.org\/10.1109\/icccas.2010.5581847.","DOI":"10.1109\/icccas.2010.5581847"},{"key":"515_CR20","unstructured":"Handbook Stratix II Device Volume 1. https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/hb\/stx2\/stratix2_handbook.pdf. Accessed 14 Nov 2014."},{"key":"515_CR21","unstructured":"Streaming multichannel uncompressed video in the broadcast environment. https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/wp\/wp-01121-multichannel-uncompressed.pdf. Accessed 1 Dec 2014."},{"issue":"2","key":"515_CR22","doi-asserted-by":"publisher","first-page":"154","DOI":"10.1109\/MDT.2007.46","volume":"24","author":"C. L. Chuang","year":"2007","unstructured":"C. L. Chuang, W. H. Cheng, D. J. Lu, C. N. J. Liu, Hybrid approach to faster functional verification with full visibility. IEEE Des. Test Comput.24(2), 154\u2013162 (2007). https:\/\/doi.org\/10.1109\/mdt.2007.46.","journal-title":"IEEE Des. Test Comput."},{"key":"515_CR23","unstructured":"Mentor Graphics debug and analysis environment. http:\/\/www.mentor.com\/products\/fv\/modelsim\/. Accessed 24 Nov 2014."},{"key":"515_CR24","unstructured":"A Trost, A \u017eemva, in 2012 Proceedings of the 35th International Convention MIPRO. Verification structures for design of video processing circuitsOpatija, 2012), pp. 222\u2013227."},{"issue":"5","key":"515_CR25","doi-asserted-by":"publisher","first-page":"813","DOI":"10.1109\/TCSVT.2012.2223795","volume":"23","author":"H. H\u00fcbert","year":"2013","unstructured":"H. H\u00fcbert, B. Stabernack, F. Zilly, Architecture of a low latency image rectification engine for stereoscopic 3-D HDTV processing. IEEE Trans. Circ. Syst. Video Technol.23(5), 813\u2013822 (2013).","journal-title":"IEEE Trans. Circ. Syst. Video Technol."},{"key":"515_CR26","doi-asserted-by":"publisher","unstructured":"J. Li, T. Xu, K. Zhang, in IEEE Transactions on Circuits and Systems for Video Technology, vol. 27, no. 4,Real-time feature-based video stabilization on FPGA, pp. 907\u2013919. https:\/\/doi.org\/10.1109\/TCSVT.2016.2515238.","DOI":"10.1109\/TCSVT.2016.2515238"},{"issue":"12","key":"515_CR27","doi-asserted-by":"publisher","first-page":"2083","DOI":"10.1109\/TCSVT.2013.2270397","volume":"23","author":"A. Edirisuriya","year":"2013","unstructured":"A. Edirisuriya, A. Madanayake, R. J. Cintra, V. S. Dimitrov, N. Rajapaksha, A single-channel architecture for algebraic integer-based 8X8 2-D DCT computation. IEEE Trans. Circ. Syst. Video Technol.23(12), 2083\u20132089 (2013).","journal-title":"IEEE Trans. Circ. Syst. Video Technol."},{"key":"515_CR28","unstructured":"ISim Xilinx simulator. http:\/\/www.xilinx.com\/tools\/isim.htm. Accessed 21 Oct 2014."},{"key":"515_CR29","unstructured":"Xilinx Virtex-7 FPGA Board specification. https:\/\/www.xilinx.com\/products\/boards-and-kits\/ek-v7-vc707-g.html#hardware. Accessed 29 Sept 2014."},{"key":"515_CR30","unstructured":"ITU-T Rec. H.264, Advanced video coding for generic audiovisual services (2016). https:\/\/www.itu.int\/rec\/T-REC-H.264-201610-S\/en. Accessed 14 Jan 2015."},{"key":"515_CR31","unstructured":"ITU-T Rec. H.265, High efficiency video coding (2016). https:\/\/www.itu.int\/rec\/T-REC-H.265. Accessed 14 Nov 2014."},{"key":"515_CR32","unstructured":"Virtex-6 FPGA ML605 Evaluation Kit. https:\/\/www.xilinx.com\/products\/boards-and-kits\/ek-v6-ml605-g.html. Accessed 26 Jan 2015."},{"key":"515_CR33","unstructured":"Virtex-6 Family Overview. https:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds150.pdf. Accessed 26 Jan 2015."},{"key":"515_CR34","unstructured":"CTXIL, 671 Board. http:\/\/www.cook-tech.com\/ctxil671.php?OrderOnline=More+Info&TICOM_AUTHLEVEL=3&TICOM_VALIDATE. _INPUT=1. Accessed 26 Jan 2015."},{"key":"515_CR35","unstructured":"Altera Video transceiver IP. https:\/\/www.altera.com\/products\/intellectual-property\/ip\/interface-protocols\/m-alt-sdi.html. Accessed 14 Jan 2015."},{"key":"515_CR36","unstructured":"ISE Design Suite. https:\/\/www.xilinx.com\/products\/design-tools\/ise-design-suite.html. Accessed 18 Sept 2014."},{"key":"515_CR37","unstructured":"Xilinx Application with Video transceiver IP. http:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp1075_V6GTX_TripleRateSDI.pdf. Accessed 29 Sept 2014."},{"key":"515_CR38","unstructured":"Downlodable testbench Code. https:\/\/github.com\/gic81\/verilogtestbench. Accessed 29 Sept 2014."},{"key":"515_CR39","unstructured":"Virtex-6 FPGA Memory Resources. https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug363.pdf. Accessed 14 Jan 2015."},{"key":"515_CR40","unstructured":"BrightEye 57 3G\/HD\/SD\/Analog Test Signal and Sync Pulse Generator. https:\/\/www.ensembledesigns.com\/products\/brighteye\/be57. Accessed 30 Jan 2015."},{"key":"515_CR41","unstructured":"Blackmagic Smartview HD. https:\/\/www.blackmagicdesign.com\/uk\/products\/smartview4k\/techspecs\/W-HDL-09. Accessed 18 Feb 2015."},{"key":"515_CR42","unstructured":"Omnitek HD-SDI Video Analyzer. https:\/\/www.intel.com\/content\/www\/us\/en\/design\/support-and-training\/omnitek-test-and-measurement.html. Accessed 4 Mar 2015."},{"key":"515_CR43","unstructured":"Physical Layer Testing of 3G-SDI and HD-SDI Serial Digital Signals. https:\/\/download.tek.com\/document\/Physical-Layer-Testing-3G-SDI-HD-SDI-Serial-Digital-Signals_AppNote_25W-19525-3.pdf. Accessed 4 Mar 2015."},{"key":"515_CR44","unstructured":"SMPTE UHD-SDI v1.0 - LogiCORE IP Product Guide. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/v_smpte_uhdsdi\/v1_0\/pg205-v-smpte-uhdsdi.pdf. Accessed 1 Apr 2015."},{"key":"515_CR45","unstructured":"XAP, 1249 - Implementing SMPTE SDI Interfaces with 7 Series GTX Transceivers. https:\/\/www.xilinx.com\/support\/documentation\/application_notes\/xapp1249-smpte-sdi-interfaces-7series-gtx-transceivers.pdf. Accessed 25 Sept 2015."}],"updated-by":[{"updated":{"date-parts":[[2020,10,22]],"date-time":"2020-10-22T00:00:00Z","timestamp":1603324800000},"DOI":"10.1186\/s13640-020-00532-4","type":"correction","label":"Correction"}],"container-title":["EURASIP Journal on Image and Video Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1186\/s13640-020-00515-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/article\/10.1186\/s13640-020-00515-5\/fulltext.html","content-type":"text\/html","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1186\/s13640-020-00515-5.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,7,15]],"date-time":"2021-07-15T23:51:19Z","timestamp":1626393079000},"score":1,"resource":{"primary":{"URL":"https:\/\/jivp-eurasipjournals.springeropen.com\/articles\/10.1186\/s13640-020-00515-5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,7,16]]},"references-count":45,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2020,12]]}},"alternative-id":["515"],"URL":"https:\/\/doi.org\/10.1186\/s13640-020-00515-5","relation":{},"ISSN":["1687-5281"],"issn-type":[{"value":"1687-5281","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,7,16]]},"assertion":[{"value":"18 October 2018","order":1,"name":"received","label":"Received","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"10 June 2020","order":2,"name":"accepted","label":"Accepted","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"16 July 2020","order":3,"name":"first_online","label":"First Online","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"22 October 2020","order":4,"name":"change_date","label":"Change Date","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"Correction","order":5,"name":"change_type","label":"Change Type","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"An amendment to this paper has been published and can be accessed via the original article.","order":6,"name":"change_details","label":"Change Details","group":{"name":"ArticleHistory","label":"Article History"}},{"value":"The authors declare that they have no competing interests.","order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Competing interests"}}],"article-number":"31"}}