{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,2]],"date-time":"2022-04-02T08:43:56Z","timestamp":1648889036966},"reference-count":0,"publisher":"American Scientific Publishers","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Journal of Low Power Electronics"],"published-print":{"date-parts":[[2015,9,1]]},"DOI":"10.1166\/jolpe.2015.1402","type":"journal-article","created":{"date-parts":[[2015,9,5]],"date-time":"2015-09-05T23:05:42Z","timestamp":1441494342000},"page":"278-289","source":"Crossref","is-referenced-by-count":1,"title":["ARTL-Based Hardware Synthesis to Non-Heterogeneous Standard Cell ASIC Technologies"],"prefix":"10.1166","volume":"11","author":[{"given":"P\u00e9ter","family":"Horv\u00e1th","sequence":"first","affiliation":[]},{"given":"G\u00e1bor","family":"Hossz\u00fa","sequence":"additional","affiliation":[]}],"member":"17","container-title":["Journal of Low Power Electronics"],"original-title":[],"language":"en","deposited":{"date-parts":[[2015,9,5]],"date-time":"2015-09-05T23:05:53Z","timestamp":1441494353000},"score":1,"resource":{"primary":{"URL":"http:\/\/openurl.ingenta.com\/content\/xref?genre=article&issn=1546-1998&volume=11&issue=3&spage=278"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,9,1]]},"references-count":0,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2015,9,1]]}},"alternative-id":["1546-1998(20150901)11:3L.278;1-"],"URL":"https:\/\/doi.org\/10.1166\/jolpe.2015.1402","relation":{},"ISSN":["1546-1998"],"issn-type":[{"value":"1546-1998","type":"print"}],"subject":[],"published":{"date-parts":[[2015,9,1]]}}}