{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,10]],"date-time":"2024-06-10T13:10:09Z","timestamp":1718025009222},"reference-count":17,"publisher":"Wiley","issue":"1","license":[{"start":{"date-parts":[[2011,8,22]],"date-time":"2011-08-22T00:00:00Z","timestamp":1313971200000},"content-version":"vor","delay-in-days":233,"URL":"http:\/\/creativecommons.org\/licenses\/by\/3.0\/"}],"content-domain":{"domain":["onlinelibrary.wiley.com"],"crossmark-restriction":true},"short-container-title":["Advances in Artificial Neural Systems"],"published-print":{"date-parts":[[2011,1]]},"abstract":"The associative Hopfield memory is a form of recurrent Artificial Neural Network (ANN) that can be used in applications such as pattern recognition, noise removal, information retrieval, and combinatorial optimization problems. This paper presents the implementation of the Hopfield Neural Network (HNN) parallel architecture on a SRAM\u2010based FPGA. The main advantage of the proposed implementation is its high performance and cost effectiveness: it requires O<\/jats:italic>(1<\/jats:italic>) multiplications and O<\/jats:italic>(log\u2009\u2009N<\/jats:italic>) additions, whereas most others require O<\/jats:italic>(N<\/jats:italic>) multiplications and O<\/jats:italic>(N<\/jats:italic>) additions.<\/jats:p>","DOI":"10.1155\/2011\/189368","type":"journal-article","created":{"date-parts":[[2011,8,22]],"date-time":"2011-08-22T19:00:22Z","timestamp":1314039622000},"update-policy":"http:\/\/dx.doi.org\/10.1002\/crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["An Optimal Implementation on FPGA of a Hopfield Neural Network"],"prefix":"10.1155","volume":"2011","author":[{"given":"W.","family":"Mansour","sequence":"first","affiliation":[]},{"given":"R.","family":"Ayoubi","sequence":"additional","affiliation":[]},{"given":"H.","family":"Ziade","sequence":"additional","affiliation":[]},{"given":"R.","family":"Velazco","sequence":"additional","affiliation":[]},{"given":"W.","family":"EL Falou","sequence":"additional","affiliation":[]}],"member":"311","published-online":{"date-parts":[[2011,8,22]]},"reference":[{"key":"e_1_2_7_1_2","doi-asserted-by":"crossref","unstructured":"LeinerB. J. LorenaV. Q. CesarT. M. andLorenzoM. V. Hardware architecture for FPGA implementation of a neural network and its application in images processing Proceedings of the 5th Meeting of the Electronics Robotics and Automotive Mechanics Conference (CERMA \u203208) October 2008 405\u2013410 2-s2.0-67650088151 https:\/\/doi.org\/10.1109\/CERMA.2008.32.","DOI":"10.1109\/CERMA.2008.32"},{"key":"e_1_2_7_2_2","doi-asserted-by":"crossref","unstructured":"SaifS. AbbasH. M. NassarS. M. andWahdanA. A. An FPGA implementation of a hopfield optimized block truncation coding Proceedings of the 6th International Workshop on System on Chip for Real Time Applications (IWSOC \u203206) December 2006 169\u2013172 2-s2.0-46249088607 https:\/\/doi.org\/10.1109\/IWSOC.2006.348230.","DOI":"10.1109\/IWSOC.2006.348230"},{"key":"e_1_2_7_3_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2006.02.004"},{"key":"e_1_2_7_4_2","doi-asserted-by":"publisher","DOI":"10.1007\/s11265\u2010007\u20100068\u20103"},{"key":"e_1_2_7_5_2","doi-asserted-by":"crossref","unstructured":"MaedaY.andFukudaY. FPGA implementation of pulse density hopfield neural network Proceedings of the International Joint Conference on Neural Networks August 2007 Orlando Fla USA.","DOI":"10.1109\/IJCNN.2007.4371042"},{"key":"e_1_2_7_6_2","article-title":"Neurons with graded response have collective computational properties like those of two-state neurons","volume":"79","author":"Hopfield J. J.","year":"1982","journal-title":"Proceedings of the National Academy of Sciences of the United States of America"},{"key":"e_1_2_7_7_2","unstructured":"AyoubiR. A.andBayoumiM. A. An efficient implementation of multi-layer perceptron on mesh architecture 2 Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS \u203202) May 2002 109\u2013112 2-s2.0-0036290721."},{"key":"e_1_2_7_8_2","unstructured":"AyoubiR. A. ZiadeH. A. andBayoumiM. A. Hopfield associative memory on mesh Proceedings of the IEEE International Symposium on Cirquits and Systems May 2004 800\u2013803 2-s2.0-4344562853."},{"key":"e_1_2_7_9_2","article-title":"Parallel algorithms\/architectures neural networks","author":"Hwang J.","year":"1982","journal-title":"Journal of VLSI Signal Processing"},{"key":"e_1_2_7_10_2","doi-asserted-by":"crossref","unstructured":"KimK.andKumarV. K. P. Efficient implementation of neural networks on hypercube SIMD arrays 2 Proceedings of the International Joint Conference on Neural Networks 1989 Washington DC USA 614\u2013617.","DOI":"10.1109\/IJCNN.1989.118455"},{"key":"e_1_2_7_11_2","first-page":"1083","article-title":"Mapping of neutral networks onto the memory processor integrated architecture","author":"Kim Y.","year":"1988","journal-title":"Neutral Networks"},{"key":"e_1_2_7_12_2","unstructured":"KungS. Y. Parallel architectures for artificial neural nets 1 Proceedings of the International Conference on Systolic Arrays 1988 San Diego DC Calif USA 163\u2013174."},{"key":"e_1_2_7_13_2","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(89)90065-8"},{"key":"e_1_2_7_14_2","doi-asserted-by":"publisher","DOI":"10.1109\/12.106224"},{"key":"e_1_2_7_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/12.391184"},{"key":"e_1_2_7_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/72.363476"},{"key":"e_1_2_7_17_2","unstructured":"ShamsS.andPrzytulaK. W. Mapping of neural networks onto programmable parallel machines Proceedings of the IEEE International Symposium on Circuits and Systems May 1990 New Orleans La USA 2613\u20132617 2-s2.0-0025594197."}],"container-title":["Advances in Artificial Neural Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/downloads.hindawi.com\/archive\/2011\/189368.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/archive\/2011\/189368.xml","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/pdf\/10.1155\/2011\/189368","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,10]],"date-time":"2024-06-10T12:57:53Z","timestamp":1718024273000},"score":1,"resource":{"primary":{"URL":"https:\/\/onlinelibrary.wiley.com\/doi\/10.1155\/2011\/189368"}},"subtitle":[],"editor":[{"given":"Paolo","family":"Del Giudice","sequence":"additional","affiliation":[]}],"short-title":[],"issued":{"date-parts":[[2011,1]]},"references-count":17,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2011,1]]}},"alternative-id":["10.1155\/2011\/189368"],"URL":"https:\/\/doi.org\/10.1155\/2011\/189368","archive":["Portico"],"relation":{},"ISSN":["1687-7594","1687-7608"],"issn-type":[{"value":"1687-7594","type":"print"},{"value":"1687-7608","type":"electronic"}],"subject":[],"published":{"date-parts":[[2011,1]]},"assertion":[{"value":"2011-03-03","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-06-04","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2011-08-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}