{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2022,4,5]],"date-time":"2022-04-05T15:41:42Z","timestamp":1649173302002},"reference-count":13,"publisher":"Hindawi Limited","license":[{"start":{"date-parts":[[2010,3,7]],"date-time":"2010-03-07T00:00:00Z","timestamp":1267920000000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/creativecommons.org\/licenses\/by\/3.0\/"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["VLSI Design"],"published-print":{"date-parts":[[2010,3,7]]},"abstract":"The complexity of timing optimization of high-performance circuits has been increasing rapidly in proportion to the shrinking CMOS device size and rising magnitude of process variations. Addressing these significant challenges, this paper presents a timing optimization algorithm for CMOS dynamic logic and a Path Oriented IN Time (POINT) optimization flow for mixed-static-dynamic CMOS logic, where a design is partitioned into static and dynamic circuits. Implemented on a 64-b adder and International Symposium on Circuits and Systems (ISCAS) benchmark circuits, the POINT optimization algorithm has shown an average improvement in delay by 38% and delay uncertainty from process variations by 35% in comparison with a state-of-the-art commercial optimization tool.<\/jats:p>","DOI":"10.1155\/2010\/230783","type":"journal-article","created":{"date-parts":[[2010,3,7]],"date-time":"2010-03-07T15:30:34Z","timestamp":1267975834000},"page":"1-13","source":"Crossref","is-referenced-by-count":0,"title":["Dynamic CMOS Load Balancing and Path Oriented in Time Optimization Algorithms to Minimize Delay Uncertainties from Process Variations"],"prefix":"10.1155","volume":"2010","author":[{"ORCID":"http:\/\/orcid.org\/0000-0002-0072-3909","authenticated-orcid":true,"given":"Kumar","family":"Yelamarthi","sequence":"first","affiliation":[{"name":"School of Engineering and Technology, Central Michigan University, Mt Pleasant, MI 48859, USA"}]},{"given":"Chien-In Henry","family":"Chen","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Wright State University, Dayton, OH 45435, USA"}]}],"member":"98","reference":[{"issue":"6","key":"1","doi-asserted-by":"crossref","first-page":"799","DOI":"10.1147\/rd.446.0799","volume":"44","year":"2000","journal-title":"IBM Journal of Research and Development"},{"issue":"5","key":"2","doi-asserted-by":"crossref","first-page":"676","DOI":"10.1109\/4.668981","volume":"33","year":"1998","journal-title":"IEEE Journal of Solid-State Circuits"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/43.892856"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/43.998628"},{"key":"16","year":"1999"},{"key":"17","year":"2004"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"19","series-title":"Closing the Gap between ASIC & Custom","year":"2003"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878226"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/82.809537"},{"key":"26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848021"},{"key":"28","year":"2008"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"}],"container-title":["VLSI Design"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/downloads.hindawi.com\/archive\/2010\/230783.pdf","content-type":"application\/pdf","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/archive\/2010\/230783.xml","content-type":"application\/xml","content-version":"vor","intended-application":"text-mining"},{"URL":"http:\/\/downloads.hindawi.com\/archive\/2010\/230783.pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,12,9]],"date-time":"2020-12-09T04:04:43Z","timestamp":1607486683000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.hindawi.com\/journals\/vlsi\/2010\/230783\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,3,7]]},"references-count":13,"alternative-id":["230783","230783"],"URL":"https:\/\/doi.org\/10.1155\/2010\/230783","relation":{},"ISSN":["1065-514X","1563-5171"],"issn-type":[{"value":"1065-514X","type":"print"},{"value":"1563-5171","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,3,7]]}}}