乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T22:52:39Z","timestamp":1730328759996,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":15,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2004,4,26]]},"DOI":"10.1145\/988952.989051","type":"proceedings-article","created":{"date-parts":[[2004,7,20]],"date-time":"2004-07-20T11:55:38Z","timestamp":1090324538000},"page":"413-416","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["Performance enhancement in phased logic circuits using automatic slack-matching buffer insertion"],"prefix":"10.1145","author":[{"given":"Kenneth","family":"Fazel","sequence":"first","affiliation":[{"name":"Southern Methodist University"}]},{"given":"Lun","family":"Li","sequence":"additional","affiliation":[{"name":"Southern Methodist University"}]},{"given":"Mitch","family":"Thornton","sequence":"additional","affiliation":[{"name":"Southern Methodist University"}]},{"given":"Robert B.","family":"Reese","sequence":"additional","affiliation":[{"name":"Mississippi State University"}]},{"given":"Cherrice","family":"Traver","sequence":"additional","affiliation":[{"name":"Union College"}]}],"member":"320","published-online":{"date-parts":[[2004,4,26]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/320856.320866"},{"key":"e_1_3_2_1_2_1","first-page":"204","volume-title":"Int. Symp. on Theory of Switching","volume":"29","author":"Muller D. E.","year":"1959","unstructured":"D. E. Muller and W. S. Bartky , \" A Theory of Asynchronous Circuits,\" Proc . Int. Symp. on Theory of Switching , vol. 29 , pp. 204 -- 243 , 1959 . D. E. Muller and W. S. Bartky, \"A Theory of Asynchronous Circuits,\" Proc. Int. Symp. on Theory of Switching, vol. 29, pp. 204--243, 1959."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/12.537126"},{"key":"e_1_3_2_1_4_1","unstructured":"A. M. Lines \"Pipelined Asynchronous Circuits \" M.S. Thesis Caltech 1995. A. M. Lines \"Pipelined Asynchronous Circuits \" M.S. Thesis Caltech 1995."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.5555\/786452.786701"},{"key":"e_1_3_2_1_6_1","first-page":"18","volume-title":"Arithmetic Logic Circuits using Self-Timed Bit-Level Dataflow and Early Evaluation,\" Proceedings of the 2001 International Conference on Computer Design","author":"Reese R. B.","year":"2001","unstructured":"R. B. Reese , M. A. Thornton , and C. Traver , \" Arithmetic Logic Circuits using Self-Timed Bit-Level Dataflow and Early Evaluation,\" Proceedings of the 2001 International Conference on Computer Design , pp. 18 -- 23 , 2001 . R. B. Reese, M. A. Thornton, and C. Traver, \"Arithmetic Logic Circuits using Self-Timed Bit-Level Dataflow and Early Evaluation,\" Proceedings of the 2001 International Conference on Computer Design, pp. 18--23, 2001."},{"key":"e_1_3_2_1_7_1","first-page":"2","author":"Reese R. B.","year":"2003","unstructured":"R. B. Reese , M. A. Thornton , and C. Traver , \"A Coarse-Grain Phased Logic CPU,\" Proceedings of the IEEE International Symposium on Asynchronous Circuits and Systems , pp. 2 -- 13 , 2003 . R. B. Reese, M. A. Thornton, and C. Traver, \"A Coarse-Grain Phased Logic CPU,\" Proceedings of the IEEE International Symposium on Asynchronous Circuits and Systems, pp. 2--13, 2003.","journal-title":"\"A Coarse-Grain Phased Logic CPU,\" Proceedings of the IEEE International Symposium on Asynchronous Circuits and Systems"},{"key":"e_1_3_2_1_8_1","unstructured":"R. B.Reese M. A. Thornton and C. Traver Technical Report MSU. R. B.Reese M. A. Thornton and C. Traver Technical Report MSU."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"key":"e_1_3_2_1_10_1","first-page":"55","author":"Dean M. E.","year":"1991","unstructured":"M. E. Dean , T. E. Williams , and D. L. Dill , \"Efficient Self-Timing with Level-Encoded 2-Phase Dual-Rail (LEDR),\" Advanced Research in VLSI , pp. 55 -- 70 , 1991 M. E. Dean, T. E. Williams, and D. L. Dill, \"Efficient Self-Timing with Level-Encoded 2-Phase Dual-Rail (LEDR),\" Advanced Research in VLSI, pp. 55--70, 1991","journal-title":"\"Efficient Self-Timing with Level-Encoded 2-Phase Dual-Rail (LEDR),\" Advanced Research in VLSI"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1016\/S0022-0000(71)80013-2"},{"key":"e_1_3_2_1_12_1","volume-title":"Asynchronous Design Using Commercial HDL Synthesis Tools,\" Proceedings of the IEEE International Symposium on Asynchronous Circuits and Systems","author":"Ligthart M.","year":"2000","unstructured":"M. Ligthart , K. Fant , R. Smith , A. Taubin , and A. Kondratyev , \" Asynchronous Design Using Commercial HDL Synthesis Tools,\" Proceedings of the IEEE International Symposium on Asynchronous Circuits and Systems , 2000 . M. Ligthart, K. Fant, R. Smith, A. Taubin, and A. Kondratyev, \"Asynchronous Design Using Commercial HDL Synthesis Tools,\" Proceedings of the IEEE International Symposium on Asynchronous Circuits and Systems, 2000."},{"key":"e_1_3_2_1_13_1","volume-title":"Proceedings of the IEEE International SOC Conference","author":"Sotiriou C.P.","year":"2003","unstructured":"C.P. Sotiriou and L. Lavagno , \" Desynchronization: Asynchronous Circuits from Synchronous Specifications \", Proceedings of the IEEE International SOC Conference , 2003 . C.P. Sotiriou and L. Lavagno, \"Desynchronization: Asynchronous Circuits from Synchronous Specifications\", Proceedings of the IEEE International SOC Conference, 2003."},{"key":"e_1_3_2_1_14_1","volume-title":"Automation and Test Conference in Europe","author":"Branover A.","year":"2004","unstructured":"A. Branover , R. Kol , and R. Ginosar , \" Asynchronous Design By Conversion: Converting Synchronous Circuits into Asynchronous Ones,\" Proceedings of the 2004 Design , Automation and Test Conference in Europe , 2004 . A. Branover, R. Kol, and R. Ginosar, \"Asynchronous Design By Conversion: Converting Synchronous Circuits into Asynchronous Ones,\" Proceedings of the 2004 Design, Automation and Test Conference in Europe, 2004."},{"key":"e_1_3_2_1_15_1","unstructured":"\"Petri Nets Tools Database Quick Overview \" vol. 2003: Petri Net World. http:\/\/www.daimi.au.dk\/PetriNets\/tools\/quick.html. \"Petri Nets Tools Database Quick Overview \" vol. 2003: Petri Net World. http:\/\/www.daimi.au.dk\/PetriNets\/tools\/quick.html."}],"event":{"name":"GLSVLSI04: Great Lakes Symposium on VLSI 2004","sponsor":["ACM Association for Computing Machinery","SIGDA ACM Special Interest Group on Design Automation"],"location":"Boston MA USA","acronym":"GLSVLSI04"},"container-title":["Proceedings of the 14th ACM Great Lakes symposium on VLSI"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/988952.989051","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,11]],"date-time":"2023-01-11T13:13:27Z","timestamp":1673442807000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/988952.989051"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004,4,26]]},"references-count":15,"alternative-id":["10.1145\/988952.989051","10.1145\/988952"],"URL":"https:\/\/doi.org\/10.1145\/988952.989051","relation":{},"subject":[],"published":{"date-parts":[[2004,4,26]]},"assertion":[{"value":"2004-04-26","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}