{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T22:50:20Z","timestamp":1730328620855,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":14,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[1989,4]]},"DOI":"10.1145\/70082.68183","type":"proceedings-article","created":{"date-parts":[[2004,2,3]],"date-time":"2004-02-03T15:24:38Z","timestamp":1075821878000},"page":"2-14","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":23,"title":["Architecture and compiler tradeoffs for a long instruction wordprocessor"],"prefix":"10.1145","author":[{"given":"Robert","family":"Cohn","sequence":"first","affiliation":[{"name":"Carnegie Mellon Univ., Pittsburgh, PA"}]},{"given":"Thomas","family":"Gross","sequence":"additional","affiliation":[{"name":"Carnegie Mellon Univ., Pittsburgh, PA"}]},{"given":"Monica","family":"Lam","sequence":"additional","affiliation":[{"name":"Carnegie Mellon Univ., Pittsburgh, PA"}]}],"member":"320","published-online":{"date-parts":[[1989,4]]},"reference":[{"key":"e_1_3_2_1_1_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.5009502"},{"key":"e_1_3_2_1_2_2","doi-asserted-by":"publisher","DOI":"10.5555\/62972.63015"},{"key":"e_1_3_2_1_3_2","doi-asserted-by":"publisher","DOI":"10.1145\/36206.36193"},{"key":"e_1_3_2_1_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/12.2247"},{"key":"e_1_3_2_1_5_2","first-page":"1","article-title":"PIPE: A High Performance VLSI Architecture","volume":"2","author":"Craig G. L.","year":"1986","unstructured":"Craig , G. L. , Goodman , J. R. , Katz , R. H. , Pleszkun , A. R. , Ramachanclran , K. , Sayah , J. , and Smith , J . PIPE: A High Performance VLSI Architecture , J. VLSI and Computer Systems , vol. 2 ( 1986 ), pp. 1 - 22 . Craig, G. L., Goodman, J. R., Katz, R. H., Pleszkun, A. R., Ramachanclran, K., Sayah, J., and Smith, J. PIPE: A High Performance VLSI Architecture, J. VLSI and Computer Systems, vol. 2 (1986), pp. 1-22.","journal-title":"J. VLSI and Computer Systems"},{"key":"e_1_3_2_1_6_2","volume-title":"CYDRA 5 Directed Datafiow Architecture","author":"Cydrome Inc.","year":"1987","unstructured":"Cydrome Inc. CYDRA 5 Directed Datafiow Architecture . 1987 . Cydrome Inc. CYDRA 5 Directed Datafiow Architecture. 1987."},{"key":"e_1_3_2_1_7_2","doi-asserted-by":"publisher","DOI":"10.1016\/0167-8191(88)90037-3"},{"key":"e_1_3_2_1_8_2","first-page":"478","author":"Fisher J.","unstructured":"Fisher , J. Trace Scheduling .' A Technique for Global Microcode Compaction . IEEE Transactions on Computers , vol. C -30 (1981), pp. 478 - 490 . Fisher, J. Trace Scheduling.' A Technique for Global Microcode Compaction. IEEE Transactions on Computers, vol. C-30 (1981), pp. 478-490.","journal-title":"IEEE Transactions on Computers"},{"key":"e_1_3_2_1_9_2","doi-asserted-by":"publisher","DOI":"10.1145\/800046.801649"},{"key":"e_1_3_2_1_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/12276.13314"},{"key":"e_1_3_2_1_11_2","doi-asserted-by":"publisher","DOI":"10.1145\/53990.54022"},{"key":"e_1_3_2_1_12_2","volume-title":"A Systolic Array Optimizing Compiler","author":"Lam M. S.","year":"1987","unstructured":"Lam , M. S. A Systolic Array Optimizing Compiler . Kluwer Academic Publishers , 1987 . Lam, M. S. A Systolic Array Optimizing Compiler. Kluwer Academic Publishers, 1987."},{"key":"e_1_3_2_1_13_2","doi-asserted-by":"publisher","DOI":"10.1145\/357062.357065"},{"key":"e_1_3_2_1_14_2","first-page":"491","author":"Tokoro M.","unstructured":"Tokoro , M. , Tamura , E. , and Takizuka , T . Optimization of Microprograms. IEEE Transactions on Computers , vol. C -30 (1981), pp. 491 - 504 . Tokoro, M., Tamura, E., and Takizuka, T. Optimization of Microprograms. IEEE Transactions on Computers, vol. C-30 (1981), pp. 491-504.","journal-title":"Optimization of Microprograms. IEEE Transactions on Computers"}],"event":{"name":"ASPLOS89: Int'l Conference on Architecture Support for Programming Lang & Operating Systems","sponsor":["SIGPLAN ACM Special Interest Group on Programming Languages","SIGOPS ACM Special Interest Group on Operating Systems","SIGARCH ACM Special Interest Group on Computer Architecture","IEEE-CS Computer Society"],"location":"Boston Massachusetts USA","acronym":"ASPLOS89"},"container-title":["Proceedings of the third international conference on Architectural support for programming languages and operating systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/70082.68183","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,9,4]],"date-time":"2023-09-04T12:00:38Z","timestamp":1693828838000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/70082.68183"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1989,4]]},"references-count":14,"alternative-id":["10.1145\/70082.68183","10.1145\/70082"],"URL":"https:\/\/doi.org\/10.1145\/70082.68183","relation":{"is-identical-to":[{"id-type":"doi","id":"10.1145\/68182.68183","asserted-by":"object"}]},"subject":[],"published":{"date-parts":[[1989,4]]},"assertion":[{"value":"1989-04-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}