乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,11,8]],"date-time":"2024-11-08T05:25:13Z","timestamp":1731043513720,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2024,6,23]]},"DOI":"10.1145\/3649329.3658243","type":"proceedings-article","created":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T19:27:22Z","timestamp":1731007642000},"page":"1-6","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Toward Controllable Hierarchical Clock Tree Synthesis with Skew-Latency-Load Tree"],"prefix":"10.1145","author":[{"ORCID":"http:\/\/orcid.org\/0009-0008-2916-0493","authenticated-orcid":false,"given":"Weiguo","family":"Li","sequence":"first","affiliation":[{"name":"School of Mathematics and Statistics, Minnan Normal University, Zhangzhou, Fujian, China"}]},{"ORCID":"http:\/\/orcid.org\/0009-0004-1762-479X","authenticated-orcid":false,"given":"Zhipeng","family":"Huang","sequence":"additional","affiliation":[{"name":"Peng Cheng Laboratory, Shenzhen, Guangdong, China"}]},{"ORCID":"http:\/\/orcid.org\/0000-0001-5425-0011","authenticated-orcid":false,"given":"Bei","family":"Yu","sequence":"additional","affiliation":[{"name":"The Department of Computer Science and Engineering, The Chinese University of Hong Kong, Shatin, N\/A, Hong Kong Special Administrative Region of China"}]},{"ORCID":"http:\/\/orcid.org\/0000-0002-8698-0024","authenticated-orcid":false,"given":"Wenxing","family":"Zhu","sequence":"additional","affiliation":[{"name":"Center for Discrete Mathematics and Theoretical Computer Science, Fuzhou University, Fuzhou, Fujian, China"}]},{"ORCID":"http:\/\/orcid.org\/0000-0002-7145-9391","authenticated-orcid":false,"given":"Xingquan","family":"Li","sequence":"additional","affiliation":[{"name":"School of Mathematics and Statistics, Minnan Normal University, Zhangzhou, Fujian, China"},{"name":"Peng Cheng Laboratory, Shenzhen, Guangdong, China"}]}],"member":"320","published-online":{"date-parts":[[2024,11,7]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"ISCAS'89 Benchmarks Circuits.","year":"1989","unstructured":"1989. ISCAS'89 Benchmarks Circuits. (1989). http:\/\/www.cbl.ncsu.edu"},{"key":"e_1_3_2_1_2_1","volume-title":"https:\/\/github.com\/The-OpenROAD-Project","author":"ROAD.","year":"2019","unstructured":"2019. OpenROAD. (2019). https:\/\/github.com\/The-OpenROAD-Project"},{"key":"e_1_3_2_1_3_1","volume-title":"https:\/\/www.cadence.com","author":"2023. Cadence Inc. Innovus.","year":"2023","unstructured":"2023. Cadence Inc. Innovus. (2023). https:\/\/www.cadence.com"},{"key":"e_1_3_2_1_4_1","unstructured":"2023. OpenCores: Open Source IP-Cores. (2023). http:\/\/www.opencores.org"},{"key":"e_1_3_2_1_5_1","unstructured":"2023. OpenLane CI Designs. (2023). https:\/\/github.com\/efabless\/openlane-ci-designs"},{"key":"e_1_3_2_1_6_1","unstructured":"2023. Synopsys Inc. Design Compiler. (2023). https:\/\/www.synopsys.com"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2012.12.001"},{"key":"e_1_3_2_1_8_1","first-page":"629","article-title":"Clock network fishbone architecture for a structured ASIC manufactured on a 28 NM CMOS process lithographic node. (Jan. 14 2014)","volume":"8","author":"Andreev Alexander","year":"2014","unstructured":"Alexander Andreev, Andrey Nikishin, Sergey Gribok, Phey-Chuin Tan, and Choon-Hun Choo. 2014. Clock network fishbone architecture for a structured ASIC manufactured on a 28 NM CMOS process lithographic node. (Jan. 14 2014). US Patent 8,629,548.","journal-title":"US Patent"},{"key":"e_1_3_2_1_9_1","volume-title":"Circuits, interconnections, and packaging for VLSI. (No Title)","author":"Bakoglu Halil B","year":"1990","unstructured":"Halil B Bakoglu. 1990. Circuits, interconnections, and packaging for VLSI. (No Title) (1990)."},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591541"},{"key":"e_1_3_2_1_11_1","article-title":"Zero skew clock routing with minimum wirelength","author":"Chao Ting-Hai","year":"1992","unstructured":"Ting-Hai Chao, Yu-Chin Hsu, Jan-Ming Ho, and AB Kahng. 1992. Zero skew clock routing with minimum wirelength. IEEE Trans. on CAS II 39, 11 (1992), 799--814.","journal-title":"IEEE Trans. on CAS"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2894653"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907068"},{"key":"e_1_3_2_1_14_1","first-page":"341","article-title":"Bounded-skew clock and Steiner routing","volume":"3","author":"Cong Jason","year":"1998","unstructured":"Jason Cong, Andrew B Kahng, Cheng-Kok Koh, and Chung-Wen Albert Tsao. 1998. Bounded-skew clock and Steiner routing. ACM Trans. on DAES 3, 3 (1998), 341--388.","journal-title":"ACM Trans. on DAES"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1137\/13094791X"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2889756"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.293111"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974686"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2539926"},{"key":"e_1_3_2_1_20_1","first-page":"359","article-title":"UST\/DME: a clock tree router for general skew constraints","volume":"7","author":"Albert Tsao Chung-Wen","year":"2002","unstructured":"Chung-Wen Albert Tsao and Cheng-Kok Koh. 2002. UST\/DME: a clock tree router for general skew constraints. ACM Trans. on DAES 7, 3 (2002), 359--379.","journal-title":"ACM Trans. on DAES"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/45.580442"}],"event":{"name":"DAC '24: 61st ACM\/IEEE Design Automation Conference","location":"San Francisco CA USA","acronym":"DAC '24","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"]},"container-title":["Proceedings of the 61st ACM\/IEEE Design Automation Conference"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3649329.3658243","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T19:31:45Z","timestamp":1731007905000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3649329.3658243"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,23]]},"references-count":21,"alternative-id":["10.1145\/3649329.3658243","10.1145\/3649329"],"URL":"https:\/\/doi.org\/10.1145\/3649329.3658243","relation":{},"subject":[],"published":{"date-parts":[[2024,6,23]]},"assertion":[{"value":"2024-11-07","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}