{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,17]],"date-time":"2024-10-17T04:19:32Z","timestamp":1729138772889,"version":"3.27.0"},"publisher-location":"New York, NY, USA","reference-count":39,"publisher":"ACM","funder":[{"name":"CAS Pioneer Hundred Talents Program"},{"DOI":"10.13039\/501100001809","name":"National Natural Science Foundation of China","doi-asserted-by":"publisher","award":["61802402,62172406"],"id":[{"id":"10.13039\/501100001809","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,10,16]]},"DOI":"10.1145\/3607199.3607202","type":"proceedings-article","created":{"date-parts":[[2023,10,3]],"date-time":"2023-10-03T22:30:51Z","timestamp":1696372251000},"page":"151-163","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["CTPP: A Fast and Stealth Algorithm for Searching Eviction Sets on Intel Processors"],"prefix":"10.1145","author":[{"ORCID":"http:\/\/orcid.org\/0009-0001-7430-3069","authenticated-orcid":false,"given":"Zihan","family":"Xue","sequence":"first","affiliation":[{"name":"SKLOIS, Institute of Information Engineering, CAS, China and School of Cyber Security, University of Chinese Academy of Sciences, China"}]},{"ORCID":"http:\/\/orcid.org\/0009-0007-9746-415X","authenticated-orcid":false,"given":"Jinchi","family":"Han","sequence":"additional","affiliation":[{"name":"SKLOIS, Institute of Information Engineering, CAS, China and School of Cyber Security, University of Chinese Academy of Sciences, China"}]},{"ORCID":"http:\/\/orcid.org\/0000-0001-5649-1580","authenticated-orcid":false,"given":"Wei","family":"Song","sequence":"additional","affiliation":[{"name":"SKLOIS, Institute of Information Engineering, CAS, China and School of Cyber Security, University of Chinese Academy of Sciences, China"}]}],"member":"320","published-online":{"date-parts":[[2023,10,16]]},"reference":[{"volume-title":"Proceedings of the International Workshop on Worst-Case Execution Time Analysis (WCET\u201906)","year":"2006","author":"Berg Christoph","key":"e_1_3_2_1_1_1","unstructured":"Christoph Berg. 2006. PLRU cache domino effects. In Proceedings of the International Workshop on Worst-Case Execution Time Analysis (WCET\u201906)."},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00092"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-93387-0_5"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP46215.2023.10179440"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.14722\/ndss.2017.23271"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-40667-1_15"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1145\/1186736.1186737"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2013.23"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-53140-2_18"},{"volume-title":"Proceedings of the Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201910)","year":"2020","author":"Jaleel Aamer","key":"e_1_3_2_1_10_1","unstructured":"Aamer Jaleel, Eric Borch, Malini Bhandaru, Simon C.\u00a0Steely Jr., and Joel Emer. 2020. Achieving non-inclusive cache performance with inclusive caches: Temporal locality aware (TLA) cache management policies. In Proceedings of the Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201910). IEEE."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815971"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"volume-title":"Proceedings of the USENIX Security Symposium (Security\u201918)","year":"2018","author":"Lipp Moritz","key":"e_1_3_2_1_13_1","unstructured":"Moritz Lipp, Michael Schwarz, Daniel Gruss, Thomas Prescher, Werner Haas, Anders Fogh, Jann Horn, Stefan Mangard, Paul Kocher, Daniel Genkin, Yuval Yarom, and Mike Hamburg. 2018. Meltdown: Reading kernel memory from user space. In Proceedings of the USENIX Security Symposium (Security\u201918). USENIX Association, 973\u2013990."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-26362-5_3"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2810103.2813708"},{"key":"e_1_3_2_1_17_1","unstructured":"Colin Percival. 2005. Cache missing for fun and profit."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00011"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/3460120.3484816"},{"key":"e_1_3_2_1_20_1","unstructured":"Antoon Purnal and Ingrid Verbauwhede. 2019. Advanced profiling for probabilistic Prime+Probe attacks and covert channels in ScatterCache. (2019). arXiv:1908.03383v1\u00a0[cs.CR]"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00068"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322246"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1653662.1653687"},{"volume-title":"Proceedings of the USENIX Security Symposium (Security\u201921)","year":"2021","author":"Saileshwar Gururaj","key":"e_1_3_2_1_24_1","unstructured":"Gururaj Saileshwar and Moinuddin\u00a0K. Qureshi. 2021. MIRAGE: Mitigating conflict-based cache attacks with a practical fully-associative design. In Proceedings of the USENIX Security Symposium (Security\u201921). USENIX Association, 1379\u20131396."},{"volume-title":"Proceedings of the USENIX Security Symposium (Security\u201919)","year":"2019","author":"Shusterman Anatoly","key":"e_1_3_2_1_25_1","unstructured":"Anatoly Shusterman, Lachlan Kang, Yarden Haskal, Yosef Meltser, Prateek Mittal, Yossi Oren, and Yuval Yarom. 2019. Robust website fingerprinting through the cache occupancy channel. In Proceedings of the USENIX Security Symposium (Security\u201919). USENIX Association, 639\u2013656."},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP40001.2021.00050"},{"volume-title":"Proceedings of the International Symposium on Research in Attacks, Intrusions and Defenses (RAID\u201919)","year":"2019","author":"Song Wei","key":"e_1_3_2_1_27_1","unstructured":"Wei Song and Peng Liu. 2019. Dynamically finding minimal eviction sets can be quicker than you think for side-channel attacks against the LLC. In Proceedings of the International Symposium on Research in Attacks, Intrusions and Defenses (RAID\u201919). USENIX Association, 427\u2013442."},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.1145\/3545948.3545987"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/SEED55351.2022.00009"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1145\/3065913.3065918"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1109\/SEED55351.2022.00011"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1145\/3385412.3386008"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00042"},{"volume-title":"Proceedings of the Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201908)","year":"2008","author":"Wang Zhenghong","key":"e_1_3_2_1_34_1","unstructured":"Zhenghong Wang and Ruby\u00a0B. Lee. 2008. A novel cache architecture with enhanced performance and security. In Proceedings of the Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO\u201908). IEEE Computer Society, 83\u201393."},{"volume-title":"Proceedings of the USENIX Security Symposium (Security\u201919)","year":"2019","author":"Werner Mario","key":"e_1_3_2_1_35_1","unstructured":"Mario Werner, Thomas Unterluggauer, Lukas Giner, Michael Schwarz, Daniel Gruss, and Stefan Mangard. 2019. ScatterCache: Thwarting cache attacks via cache set randomization. In Proceedings of the USENIX Security Symposium (Security\u201919). USENIX Association, 675\u2013692."},{"key":"e_1_3_2_1_36_1","unstructured":"Henry Wong. 2013. Intel Ivy Bridge cache replacement policy. http:\/\/blog.stuffedcow.net\/2013\/01\/ivb-cache-replacement\/."},{"key":"e_1_3_2_1_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080222"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00004"},{"volume-title":"Proceedings of the USENIX Security Symposium (Security\u201914)","year":"2014","author":"Yarom Yuval","key":"e_1_3_2_1_39_1","unstructured":"Yuval Yarom and Katrina Falkner. 2014. FLUSH+RELOAD: A high resolution, low noise, L3 cache side-channel attack. In Proceedings of the USENIX Security Symposium (Security\u201914). USENIX Association, 719\u2013732."}],"event":{"name":"RAID 2023: The 26th International Symposium on Research in Attacks, Intrusions and Defenses","acronym":"RAID 2023","location":"Hong Kong China"},"container-title":["Proceedings of the 26th International Symposium on Research in Attacks, Intrusions and Defenses"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3607199.3607202","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,16]],"date-time":"2024-10-16T10:29:27Z","timestamp":1729074567000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3607199.3607202"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,10,16]]},"references-count":39,"alternative-id":["10.1145\/3607199.3607202","10.1145\/3607199"],"URL":"https:\/\/doi.org\/10.1145\/3607199.3607202","relation":{},"subject":[],"published":{"date-parts":[[2023,10,16]]},"assertion":[{"value":"2023-10-16","order":3,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}