{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T01:28:08Z","timestamp":1740101288615,"version":"3.37.3"},"publisher-location":"New York, NY, USA","reference-count":8,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,11,21]]},"DOI":"10.1145\/3569902.3569906","type":"proceedings-article","created":{"date-parts":[[2023,1,17]],"date-time":"2023-01-17T23:41:48Z","timestamp":1673998908000},"page":"29-34","update-policy":"https:\/\/doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Impact of failures in a MPSoC with shared coprocessors to extend the RISC-V ISA"],"prefix":"10.1145","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9374-6618","authenticated-orcid":false,"given":"Jorge","family":"Reis","sequence":"first","affiliation":[{"name":"PPGETI-UFC, Federal University of Cear\u00e1, Brazil"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2590-9520","authenticated-orcid":false,"given":"Jarbas","family":"Silveira","sequence":"additional","affiliation":[{"name":"PPGETI-UFC, Federal University of Cear\u00e1, Brazil"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7811-7896","authenticated-orcid":false,"given":"C\u00e9sar","family":"Marcon","sequence":"additional","affiliation":[{"name":"PPGCC-PUCRS, Pontifical Catholic University of Rio Grande do Sul, Brazil"}]}],"member":"320","published-online":{"date-parts":[[2023,1,17]]},"reference":[{"key":"e_1_3_2_1_1_1","volume-title":"The Case for Flexible ISAs: Unleashing Hardware and Software. 2017 29th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)(2017)","author":"Auler Rafael","year":"2017","unstructured":"Rafael Auler and Edson Borin . 2017 . The Case for Flexible ISAs: Unleashing Hardware and Software. 2017 29th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)(2017) , 65\u201372. Rafael Auler and Edson Borin. 2017. The Case for Flexible ISAs: Unleashing Hardware and Software. 2017 29th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD)(2017), 65\u201372."},{"key":"e_1_3_2_1_2_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Henrique\u00a0Exenberger Becker Pedro","year":"2020","unstructured":"Pedro Henrique\u00a0Exenberger Becker , Jeckson\u00a0Dellagostin Souza , and A.\u00a0C.\u00a0 S. Beck . 2020 . Tuning the ISA for increased heterogeneous computation in MPSoCs. 2020 Design , Automation & Test in Europe Conference & Exhibition (DATE) (2020), 1722\u20131727. Pedro Henrique\u00a0Exenberger Becker, Jeckson\u00a0Dellagostin Souza, and A.\u00a0C.\u00a0S. Beck. 2020. Tuning the ISA for increased heterogeneous computation in MPSoCs. 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE) (2020), 1722\u20131727."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/3314221.3314601"},{"key":"e_1_3_2_1_4_1","volume-title":"RVNoC: A Framework for Generating RISC-V NoC-Based MPSoC. 2018 26th Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP)(2018)","author":"Elmohr A.","year":"2018","unstructured":"Mahmoud\u00a0 A. Elmohr , Ahmed\u00a0 S. Eissa , Moamen Ibrahim , Mostafa Khamis , Sameh El-Ashry , Ahmed Shalaby , Mohamed Abdelsalam , and Mohamed\u00a0Watheq El-Kharashi . 2018 . RVNoC: A Framework for Generating RISC-V NoC-Based MPSoC. 2018 26th Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP)(2018) , 617\u2013621. Mahmoud\u00a0A. Elmohr, Ahmed\u00a0S. Eissa, Moamen Ibrahim, Mostafa Khamis, Sameh El-Ashry, Ahmed Shalaby, Mohamed Abdelsalam, and Mohamed\u00a0Watheq El-Kharashi. 2018. RVNoC: A Framework for Generating RISC-V NoC-Based MPSoC. 2018 26th Euromicro International Conference on Parallel, Distributed and Network-based Processing (PDP)(2018), 617\u2013621."},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/LATS49555.2020.9093677"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750391"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI53441.2021.9529982"},{"volume-title":"Document Version 2.2","author":"Andrew","key":"e_1_3_2_1_8_1","unstructured":"Andrew WATERMAN and Krste ASANOVIC. 2017. The RISC-V Instruction Set Manual, Volume I: User-Level ISA , Document Version 2.2 . RISC-V Foundation . Andrew WATERMAN and Krste ASANOVIC. 2017. The RISC-V Instruction Set Manual, Volume I: User-Level ISA, Document Version 2.2. RISC-V Foundation."}],"event":{"name":"LADC 2022: Latin-American Symposium on Dependable Computing","acronym":"LADC 2022","location":"Fortaleza\/CE Brazil"},"container-title":["Proceedings of the 11th Latin-American Symposium on Dependable Computing"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3569902.3569906","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T01:19:47Z","timestamp":1701393587000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3569902.3569906"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11,21]]},"references-count":8,"alternative-id":["10.1145\/3569902.3569906","10.1145\/3569902"],"URL":"https:\/\/doi.org\/10.1145\/3569902.3569906","relation":{},"subject":[],"published":{"date-parts":[[2022,11,21]]},"assertion":[{"value":"2023-01-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}