{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,12]],"date-time":"2024-08-12T17:17:58Z","timestamp":1723483078944},"publisher-location":"New York, NY, USA","reference-count":0,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2023,2,12]]},"DOI":"10.1145\/3543622.3573170","type":"proceedings-article","created":{"date-parts":[[2023,2,10]],"date-time":"2023-02-10T23:15:13Z","timestamp":1676070913000},"update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":2,"title":["Senju: A Framework for the Design of Highly Parallel FPGA-based Iterative Stencil Loop Accelerators"],"prefix":"10.1145","author":[{"ORCID":"http:\/\/orcid.org\/0000-0003-3101-8118","authenticated-orcid":false,"given":"Emanuele","family":"Del Sozzo","sequence":"first","affiliation":[{"name":"RIKEN Center for Computational Science, Kobe, Japan"}]},{"ORCID":"http:\/\/orcid.org\/0000-0002-5834-0812","authenticated-orcid":false,"given":"Davide","family":"Conficconi","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Milan, Italy"}]},{"ORCID":"http:\/\/orcid.org\/0000-0002-9883-9693","authenticated-orcid":false,"given":"Marco D.","family":"Santambrogio","sequence":"additional","affiliation":[{"name":"Politecnico di Milano, Milan, Italy"}]},{"ORCID":"http:\/\/orcid.org\/0000-0002-6681-4192","authenticated-orcid":false,"given":"Kentaro","family":"Sano","sequence":"additional","affiliation":[{"name":"RIKEN Center for Computational Science, Kobe, Japan"}]}],"member":"320","published-online":{"date-parts":[[2023,2,12]]},"event":{"name":"FPGA '23: The 2023 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","location":"Monterey CA USA","acronym":"FPGA '23","sponsor":["SIGDA ACM Special Interest Group on Design Automation"]},"container-title":["Proceedings of the 2023 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays"],"original-title":[],"deposited":{"date-parts":[[2024,2,12]],"date-time":"2024-02-12T11:10:16Z","timestamp":1707736216000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3543622.3573170"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,2,12]]},"references-count":0,"alternative-id":["10.1145\/3543622.3573170","10.1145\/3543622"],"URL":"https:\/\/doi.org\/10.1145\/3543622.3573170","relation":{},"subject":[],"published":{"date-parts":[[2023,2,12]]},"assertion":[{"value":"2023-02-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}