{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,1,2]],"date-time":"2023-01-02T05:56:34Z","timestamp":1672638994695},"reference-count":62,"publisher":"Association for Computing Machinery (ACM)","issue":"4","funder":[{"name":"European Union\u2019s","award":["783162 and 732105"]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Model. Perform. Eval. Comput. Syst."],"published-print":{"date-parts":[[2021,12,31]]},"abstract":"In embedded and cyber-physical systems, the design of a desired functionality under constraints increasingly requires parallel execution of a set of tasks on a heterogeneous architecture. The nature of such parallel systems complicates the process of understanding and predicting performance in terms of response time. Indeed, response time depends on many factors related to both the functionality and the target architecture. State-of-the-art strategies derive response time by examining the operations required by each task for both processing and accessing shared resources. This procedure is often followed by the addition or elimination of potential interference due to task concurrency. However, such approaches require an advanced knowledge of the software and hardware details, rarely available in practice.<\/jats:p>\n This work presents an alternative \u201ctop-down\u201d strategy, called PathTracer, aimed at understanding software response time and extending the cases in which it can be analyzed and estimated. PathTracer leverages on dataflow-based application representation and response time estimation of signal processing applications mapped on heterogeneous Multiprocessor Systems-on-a-Chip (MPSoCs). Experimental results demonstrate that PathTracer provides (i) information on the nature of the application (work-dominated, span-dominated, or balanced parallel), and (ii) response time modeling which can reach high accuracy when performed post-execution, leading to prediction errors with average and standard deviation under 5% and 3% respectively.<\/jats:p>","DOI":"10.1145\/3513003","type":"journal-article","created":{"date-parts":[[2022,2,14]],"date-time":"2022-02-14T20:04:59Z","timestamp":1644869099000},"page":"1-30","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["PathTracer: Understanding Response Time of Signal Processing Applications on Heterogeneous MPSoCs"],"prefix":"10.1145","volume":"6","author":[{"ORCID":"http:\/\/orcid.org\/0000-0002-1265-4816","authenticated-orcid":false,"given":"Claudio","family":"Rubattu","sequence":"first","affiliation":[{"name":"University of Sassari, Italy and INSA Rennes, IETR UMR CNRS 6164, Rennes, France"}]},{"given":"Francesca","family":"Palumbo","sequence":"additional","affiliation":[{"name":"University of Sassari, Sassari, Italy"}]},{"given":"Shuvra S.","family":"Bhattacharyya","sequence":"additional","affiliation":[{"name":"University of Maryland and INSA Rennes, IETR UMR CNRS 6164, Rennes, France"}]},{"given":"Maxime","family":"Pelcat","sequence":"additional","affiliation":[{"name":"INSA Rennes, IETR UMR CNRS 6164, France and Institut Pascal, UMR CNRS 6602, Rennes, France"}]}],"member":"320","published-online":{"date-parts":[[2022,4]]},"reference":[{"key":"e_1_3_2_2_2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2917698"},{"key":"e_1_3_2_3_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2018.03.001"},{"key":"e_1_3_2_4_2","doi-asserted-by":"publisher","DOI":"10.1109\/EMSOFT.2013.6658581"},{"key":"e_1_3_2_5_2","doi-asserted-by":"publisher","DOI":"10.1109\/78.950795"},{"key":"e_1_3_2_6_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-6859-2"},{"key":"e_1_3_2_7_2","doi-asserted-by":"publisher","DOI":"10.1109\/78.485935"},{"key":"e_1_3_2_8_2","doi-asserted-by":"publisher","DOI":"10.1109\/3468.594911"},{"key":"e_1_3_2_9_2","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2012.6404169"},{"key":"e_1_3_2_10_2","doi-asserted-by":"publisher","DOI":"10.1145\/3322809"},{"key":"e_1_3_2_12_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1993.319147"},{"key":"e_1_3_2_13_2","volume-title":"Proceedings of the 2013 Conference on Design and Architectures for Signal and Image Processing","author":"Carta Nicola","year":"2013","unstructured":"Nicola Carta, Carlo Sau, Francesca Palumbo, Danilo Pani, and Luigi Raffo. 2013. A coarse-grained reconfigurable wavelet denoiser exploiting the multi-dataflow composer tool. In Proceedings of the 2013 Conference on Design and Architectures for Signal and Image Processing."},{"key":"e_1_3_2_14_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2015.07.017"},{"key":"e_1_3_2_15_2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2011.2160929"},{"key":"e_1_3_2_16_2","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2013.6621104"},{"key":"e_1_3_2_17_2","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139015165"},{"key":"e_1_3_2_18_2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176572"},{"key":"e_1_3_2_19_2","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00023"},{"key":"e_1_3_2_20_2","doi-asserted-by":"publisher","DOI":"10.1155\/2008\/561863"},{"key":"e_1_3_2_21_2","doi-asserted-by":"publisher","DOI":"10.1109\/COMPSAC.2014.55"},{"key":"e_1_3_2_22_2","doi-asserted-by":"publisher","DOI":"10.1109\/43.766725"},{"key":"e_1_3_2_23_2","doi-asserted-by":"publisher","DOI":"10.1137\/0117039"},{"key":"e_1_3_2_24_2","doi-asserted-by":"publisher","DOI":"10.1155\/2014\/217415"},{"key":"e_1_3_2_25_2","unstructured":"Hardkernel co. Ltd. [n.d.]. ODROID-XU3. Retrieved from 1 June 2020 https:\/\/www.hardkernel.com\/shop\/odroid-xu3\/."},{"key":"e_1_3_2_26_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2857379"},{"key":"e_1_3_2_27_2","doi-asserted-by":"publisher","DOI":"10.1109\/EDERC.2014.6924381"},{"key":"e_1_3_2_28_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-27562-4_19"},{"key":"e_1_3_2_29_2","doi-asserted-by":"publisher","DOI":"10.1145\/1255456.1255458"},{"key":"e_1_3_2_30_2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2780239"},{"key":"e_1_3_2_31_2","first-page":"471","article-title":"The semantics of a simple language for parallel programming","volume":"74","author":"Kahn Gilles","year":"1974","unstructured":"Gilles Kahn. 1974. The semantics of a simple language for parallel programming. In Information Processing, Proceedings of the 6th IFIP Congress 1974, Stockholm, Sweden, August 5-10, 1974. North-Holland, 471\u2013475. In Information Processing 74 (1974), 471\u2013475.","journal-title":"Information Processing, Proceedings of the 6th IFIP Congress 1974, Stockholm, Sweden, August 5-10, 1974"},{"key":"e_1_3_2_32_2","unstructured":"Kalray. [n.d.]. MPPA AccessCore. Retrieved from 1 June 2020 https:\/\/www.kalrayinc.com\/IMG\/pdf\/FLYER_MPPA_ACCESSCORE-2.pdf."},{"key":"e_1_3_2_33_2","doi-asserted-by":"crossref","unstructured":"Torsten Kempf Gerd Ascheid and Rainer Leupers. 2011. Multiprocessor Systems on Chip: Design Space Exploration . Springer Science & Business Media.","DOI":"10.1007\/978-1-4419-8153-0"},{"key":"e_1_3_2_34_2","doi-asserted-by":"publisher","DOI":"10.1145\/344588.344618"},{"key":"e_1_3_2_35_2","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1987.13876"},{"key":"e_1_3_2_36_2","doi-asserted-by":"publisher","DOI":"10.1109\/5.381846"},{"key":"e_1_3_2_37_2","first-page":"917","volume-title":"MAPS: A Software Development Environment for Embedded Multicore Applications","author":"Leupers Rainer","year":"2017","unstructured":"Rainer Leupers, Miguel Angel Aguilar, Juan Fernando Eusse, Jeronimo Castrillon, and Weihua Sheng. 2017. MAPS: A Software Development Environment for Embedded Multicore Applications. Springer Netherlands, 917\u2013949."},{"key":"e_1_3_2_38_2","doi-asserted-by":"publisher","DOI":"10.1109\/JSYST.2015.2442994"},{"key":"e_1_3_2_39_2","doi-asserted-by":"publisher","DOI":"10.1016\/j.parco.2018.11.002"},{"key":"e_1_3_2_40_2","doi-asserted-by":"publisher","DOI":"10.1109\/ECRTS.2015.26"},{"key":"e_1_3_2_41_2","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2017.8344612"},{"key":"e_1_3_2_42_2","doi-asserted-by":"publisher","DOI":"10.1109\/TSP.2002.800830"},{"key":"e_1_3_2_43_2","doi-asserted-by":"publisher","DOI":"10.1145\/2491956.2462163"},{"key":"e_1_3_2_44_2","unstructured":"Object Management Group (OMG). [n.d.]. UML Profile for MARTE. Retrieved from 1 June 2020 https:\/\/www.omg.org\/spec\/MARTE\/1.1\/."},{"key":"e_1_3_2_45_2","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00143"},{"key":"e_1_3_2_46_2","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1995.479574"},{"key":"e_1_3_2_47_2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4471-4210-2_3"},{"key":"e_1_3_2_48_2","doi-asserted-by":"publisher","DOI":"10.1109\/EDERC.2014.6924354"},{"key":"e_1_3_2_49_2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2774822"},{"key":"e_1_3_2_50_2","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2009.5336240"},{"key":"e_1_3_2_51_2","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2626445"},{"key":"e_1_3_2_52_2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090642"},{"key":"e_1_3_2_53_2","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2008.32"},{"key":"e_1_3_2_54_2","volume-title":"System Design, Modeling, and Simulation using Ptolemy II","author":"Ptolemaeus Claudius","year":"2014","unstructured":"Claudius Ptolemaeus. 2014. System Design, Modeling, and Simulation using Ptolemy II. Ptolemy.org."},{"key":"e_1_3_2_55_2","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837461"},{"key":"e_1_3_2_56_2","doi-asserted-by":"publisher","DOI":"10.1145\/3444950.3447282"},{"key":"e_1_3_2_57_2","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488734"},{"issue":"2","key":"e_1_3_2_58_2","first-page":"24:1\u201324:40","article-title":"A survey and comparative study of hard and soft real-time dynamic resource allocation strategies for multi-\/many-core systems","volume":"50","author":"Singh Amit Kumar","year":"2017","unstructured":"Amit Kumar Singh, Piotr Dziurzanski, Hashan Roshantha Mendis, and Leandro Soares Indrusiak. 2017. A survey and comparative study of hard and soft real-time dynamic resource allocation strategies for multi-\/many-core systems. Computing Surveys 50, 2 (2017), 24:1\u201324:40.","journal-title":"Computing Surveys"},{"key":"e_1_3_2_59_2","doi-asserted-by":"publisher","DOI":"10.1002\/0470121173"},{"key":"e_1_3_2_60_2","doi-asserted-by":"publisher","DOI":"10.1201\/9781420048025"},{"key":"e_1_3_2_61_2","first-page":"paper\u201359","volume-title":"Proceedings of the 10th European Congress on Embedded Real Time Software and Systems","author":"Stemmer Ralf","year":"2020","unstructured":"Ralf Stemmer, Hai-Dang Vu, Kim Gr\u00fcttner, S\u00e9bastien Le Nours, Wolfgang Nebel, and S\u00e9bastien Pillement. 2020. Towards probabilistic timing analysis for SDFGs on tile based heterogeneous MPSoCs. In Proceedings of the 10th European Congress on Embedded Real Time Software and Systems. paper\u201359."},{"key":"e_1_3_2_62_2","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2006.23"},{"key":"e_1_3_2_63_2","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2006.1695924"},{"key":"e_1_3_2_64_2","doi-asserted-by":"publisher","DOI":"10.1145\/1347375.1347389"}],"container-title":["ACM Transactions on Modeling and Performance Evaluation of Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3513003","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T22:58:50Z","timestamp":1672613930000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3513003"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,12,31]]},"references-count":62,"journal-issue":{"issue":"4","published-print":{"date-parts":[[2021,12,31]]}},"alternative-id":["10.1145\/3513003"],"URL":"https:\/\/doi.org\/10.1145\/3513003","relation":{},"ISSN":["2376-3639","2376-3647"],"issn-type":[{"value":"2376-3639","type":"print"},{"value":"2376-3647","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,12,31]]},"assertion":[{"value":"2021-07-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-01-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2022-04-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}