乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T05:04:18Z","timestamp":1725685458597},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2022,10,30]]},"DOI":"10.1145\/3508352.3549433","type":"proceedings-article","created":{"date-parts":[[2022,12,22]],"date-time":"2022-12-22T12:10:54Z","timestamp":1671711054000},"page":"1-8","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Dynamic Frequency Boosting Beyond Critical Path Delay"],"prefix":"10.1145","author":[{"given":"Nikolaos","family":"Zompakis","sequence":"first","affiliation":[{"name":"Trimsignal, Athens, Attiki, Greece"}]},{"given":"Sotirios","family":"Xydis","sequence":"additional","affiliation":[{"name":"Harokopio University of Athens, Athens, Attiki, Greece"}]}],"member":"320","published-online":{"date-parts":[[2022,12,22]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146993"},{"volume-title":"Systems and Computers, 2013 Asilomar Conference on. IEEE, 111--117","author":"Vinay","key":"e_1_3_2_1_2_1","unstructured":"Vinay K Chippa et al. 2013. Approximate computing: An integrated hardware approach. In Signals , Systems and Computers, 2013 Asilomar Conference on. IEEE, 111--117 . Vinay K Chippa et al. 2013. Approximate computing: An integrated hardware approach. In Signals, Systems and Computers, 2013 Asilomar Conference on. IEEE, 111--117."},{"key":"e_1_3_2_1_3_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). 381--386","author":"Constantin Jeremy","year":"2015","unstructured":"Jeremy Constantin , Lai Wang , Georgios Karakonstantis , Anupam Chattopadhyay , and Andreas Burg . 2015 . Exploiting dynamic timing margins in microprocessors for frequency-over-scaling with instruction-based clock adjustment. In 2015 Design , Automation & Test in Europe Conference & Exhibition (DATE). 381--386 . Jeremy Constantin, Lai Wang, Georgios Karakonstantis, Anupam Chattopadhyay, and Andreas Burg. 2015. Exploiting dynamic timing margins in microprocessors for frequency-over-scaling with instruction-based clock adjustment. In 2015 Design, Automation & Test in Europe Conference & Exhibition (DATE). 381--386."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2003.1253179"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3307650.3322268"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465795"},{"key":"e_1_3_2_1_7_1","volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","author":"Alexandra","year":"2015","unstructured":"Alexandra Gheolb\u0103noiu et al. 2015. Hybrid adaptive clock management for FPGA processor acceleration. In Design , Automation & Test in Europe Conference & Exhibition (DATE) , 2015 . IEEE, 1359--1364. Alexandra Gheolb\u0103noiu et al. 2015. Hybrid adaptive clock management for FPGA processor acceleration. In Design, Automation & Test in Europe Conference & Exhibition (DATE), 2015. IEEE, 1359--1364."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.896305"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.896305"},{"key":"e_1_3_2_1_10_1","volume-title":"Syncopation: Adaptive Clock Management for High-Level Synthesis Generated Circuits on FPGAs. In 2020 30th International Conference on Field-Programmable Logic and Applications (FPL). IEEE, 225--230","author":"Gibson Kahlan","year":"2020","unstructured":"Kahlan Gibson , Esther Roorda , Daniel Holanda Noronha , and Steve Wilton . 2020 . Syncopation: Adaptive Clock Management for High-Level Synthesis Generated Circuits on FPGAs. In 2020 30th International Conference on Field-Programmable Logic and Applications (FPL). IEEE, 225--230 . Kahlan Gibson, Esther Roorda, Daniel Holanda Noronha, and Steve Wilton. 2020. Syncopation: Adaptive Clock Management for High-Level Synthesis Generated Circuits on FPGAs. In 2020 30th International Conference on Field-Programmable Logic and Applications (FPL). IEEE, 225--230."},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea8020009"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062255"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.3027953"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2979451"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-016-1201-y"},{"key":"e_1_3_2_1_16_1","volume-title":"VASILE: A reconfigurable vector architecture for instruction level frequency scaling. In Faible Tension Faible Consommation (FTFC)","author":"Lucian Petrica","year":"2013","unstructured":"Lucian Petrica et al. 2013 . VASILE: A reconfigurable vector architecture for instruction level frequency scaling. In Faible Tension Faible Consommation (FTFC) , 2013 IEEE. IEEE , 1--4. Lucian Petrica et al. 2013. VASILE: A reconfigurable vector architecture for instruction level frequency scaling. In Faible Tension Faible Consommation (FTFC), 2013 IEEE. IEEE, 1--4."},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0027"},{"key":"e_1_3_2_1_18_1","unstructured":"Xilinx. 2017. 7 Series FPGAs Clocking Resources User Guide. (2017). Xilinx. 2017. 7 Series FPGAs Clocking Resources User Guide. (2017)."},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2017.2689519"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2018.2882285"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240801"}],"event":{"name":"ICCAD '22: IEEE\/ACM International Conference on Computer-Aided Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-EDS Electronic Devices Society","IEEE CAS","IEEE CEDA"],"location":"San Diego California","acronym":"ICCAD '22"},"container-title":["Proceedings of the 41st IEEE\/ACM International Conference on Computer-Aided Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3508352.3549433","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,10,30]],"date-time":"2023-10-30T11:17:14Z","timestamp":1698664634000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3508352.3549433"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,10,30]]},"references-count":21,"alternative-id":["10.1145\/3508352.3549433","10.1145\/3508352"],"URL":"https:\/\/doi.org\/10.1145\/3508352.3549433","relation":{},"subject":[],"published":{"date-parts":[[2022,10,30]]},"assertion":[{"value":"2022-12-22","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}