乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T21:28:33Z","timestamp":1730323713831,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology, Taiwan","doi-asserted-by":"publisher","award":["107-2221-E-006 -044 -MY3, 110-2221-E-006 -085 -MY3"],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,8,9]]},"DOI":"10.1145\/3458744.3473350","type":"proceedings-article","created":{"date-parts":[[2021,9,23]],"date-time":"2021-09-23T16:38:30Z","timestamp":1632415110000},"page":"1-9","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":0,"title":["Dual-KV: Improving Performance of Key-value Caches on Multilevel Cell Non-volatile Memory"],"prefix":"10.1145","author":[{"given":"Zong-Ming","family":"Ke","sequence":"first","affiliation":[{"name":"National Cheng Kung University, Taiwan"}]},{"given":"Yun-Ze","family":"Li","sequence":"additional","affiliation":[{"name":"National Cheng Kung University, Taiwan"}]},{"given":"Da-Wei","family":"Chang","sequence":"additional","affiliation":[{"name":"National Cheng Kung University, Taiwan"}]}],"member":"320","published-online":{"date-parts":[[2021,9,23]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Memcached. Retrieved July 2 2021 from https:\/\/memcached.org\/ Memcached. Retrieved July 2 2021 from https:\/\/memcached.org\/"},{"key":"e_1_3_2_1_2_1","first-page":"1","article-title":"NVM duet: unified working memory and persistent store architecture","volume":"42","author":"Liu Ren-Shuo","year":"2014","unstructured":"Ren-Shuo Liu , De-Yu Shen , Chia-Lin Yang , Shun-Chih Yu , and Cheng-Yuan Michael Wang . 2014 . NVM duet: unified working memory and persistent store architecture . ACM SIGARCH ACM Comp. Ar. 42 , 1 (March 2014), 455\u2013470. https:\/\/doi.org\/10.1145\/2654822.2541957 10.1145\/2654822.2541957 Ren-Shuo Liu, De-Yu Shen, Chia-Lin Yang, Shun-Chih Yu, and Cheng-Yuan Michael Wang. 2014. NVM duet: unified working memory and persistent store architecture. ACM SIGARCH ACM Comp. Ar. 42, 1 (March 2014), 455\u2013470. https:\/\/doi.org\/10.1145\/2654822.2541957","journal-title":"ACM SIGARCH ACM Comp. Ar."},{"volume-title":"Proceedings of the IEEE High-Performance Computer Architecture (HPCA\u201917)","year":"2017","author":"Zhang Mingzhe","key":"e_1_3_2_1_3_1","unstructured":"Mingzhe Zhang , Lunkai Zhang , Lei Jiang , Zhiyong Liu , and Frederic T. Chong . 2017. Balancing performance and lifetime of MLC PCM by using a region retention monitor . In Proceedings of the IEEE High-Performance Computer Architecture (HPCA\u201917) , IEEE, Austin, TX, USA, 385\u2013396. https:\/\/doi.org\/10.1109\/HPCA. 2017 .45 10.1109\/HPCA.2017.45 Mingzhe Zhang, Lunkai Zhang, Lei Jiang, Zhiyong Liu, and Frederic T. Chong. 2017. Balancing performance and lifetime of MLC PCM by using a region retention monitor. In Proceedings of the IEEE High-Performance Computer Architecture (HPCA\u201917), IEEE, Austin, TX, USA, 385\u2013396. https:\/\/doi.org\/10.1109\/HPCA.2017.45"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/1807128.1807152"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2318857.2254766"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/2670518.2673882"},{"volume-title":"Proceedings of the 18th USENIX Conference on File and Storage Technologies (FAST)","year":"2020","author":"Chen Jiqiang","key":"e_1_3_2_1_7_1","unstructured":"Jiqiang Chen , Liang Chen , Sheng Wang , Guoyun Zhu , Yuanyuan Sun , Huan Liu , and Feifei Li . 2020 . HotRing: a hotspot-aware in-memory key-value store . In Proceedings of the 18th USENIX Conference on File and Storage Technologies (FAST) , Santa Clara, CA, 239\u2013252. Jiqiang Chen, Liang Chen, Sheng Wang, Guoyun Zhu, Yuanyuan Sun, Huan Liu, and Feifei Li. 2020. HotRing: a hotspot-aware in-memory key-value store. In Proceedings of the 18th USENIX Conference on File and Storage Technologies (FAST), Santa Clara, CA, 239\u2013252."},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0465"},{"volume-title":"The missing Memristor found. Nature 453 (May","year":"2008","author":"Strukov Dmitri B.","key":"e_1_3_2_1_9_1","unstructured":"Dmitri B. Strukov , Gregory S. Snider , Duncan R. Stewart , and R. Stanley Williams . 2008. The missing Memristor found. Nature 453 (May 2008 ), 80-83. Dmitri B. Strukov, Gregory S. Snider, Duncan R. Stewart, and R. Stanley Williams. 2008. The missing Memristor found. Nature 453 (May 2008), 80-83."},{"key":"e_1_3_2_1_10_1","first-page":"1","article-title":"Scalable spin-transfer torque RAM technology for normally-off computing","volume":"28","author":"Kawahara Takayuki","year":"2011","unstructured":"Takayuki Kawahara . 2011 . Scalable spin-transfer torque RAM technology for normally-off computing . IEEE Des. Test 28 , 1 (January 2011), 52-63. https:\/\/doi.org\/10.1109\/MDT.2010.97 10.1109\/MDT.2010.97 Takayuki Kawahara. 2011. Scalable spin-transfer torque RAM technology for normally-off computing. IEEE Des. Test 28, 1 (January 2011), 52-63. https:\/\/doi.org\/10.1109\/MDT.2010.97","journal-title":"IEEE Des. Test"},{"key":"e_1_3_2_1_11_1","unstructured":"Kristian V\u00e4tt\u00f6 Ian Cutress and Ryan Smith. 2015. Analyzing Intel-Micron 3D XPoint: the next generation non-volatile memory. https:\/\/www.anandtech.com\/show\/9470\/intel-and-micron-announce-3d-xpoint-nonvolatile-memory-technology-1000x-higher-performance-endurance-than-nand Kristian V\u00e4tt\u00f6 Ian Cutress and Ryan Smith. 2015. Analyzing Intel-Micron 3D XPoint: the next generation non-volatile memory. https:\/\/www.anandtech.com\/show\/9470\/intel-and-micron-announce-3d-xpoint-nonvolatile-memory-technology-1000x-higher-performance-endurance-than-nand"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/320083.320092"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2967360.2967374"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1145\/2819001.2819002"},{"volume-title":"Proceedings of the 33rd International Conference on Massive Storage Systems and Technology (MSST\u201917)","year":"2017","author":"Zuo Pengfei","key":"e_1_3_2_1_15_1","unstructured":"Pengfei Zuo and Yu Hua . 2017 . A write-friendly hashing scheme for non-volatile memory systems . In Proceedings of the 33rd International Conference on Massive Storage Systems and Technology (MSST\u201917) , Santa Clara, United States. Pengfei Zuo and Yu Hua. 2017. A write-friendly hashing scheme for non-volatile memory systems. In Proceedings of the 33rd International Conference on Massive Storage Systems and Technology (MSST\u201917), Santa Clara, United States."},{"volume-title":"Proceedings of the 13th USENIX Symposium on Operating Systems Design and Implementation (OSDI\u201918)","year":"2018","author":"Zuo Pengfei","key":"e_1_3_2_1_16_1","unstructured":"Pengfei Zuo , Yu Hua , and Jie Wu . 2018 . Write-optimized and high-performance hashing index scheme for persistent memory . In Proceedings of the 13th USENIX Symposium on Operating Systems Design and Implementation (OSDI\u201918) , USENIX Association, Carlsbad, CA, 461\u2013476. Pengfei Zuo, Yu Hua, and Jie Wu. 2018. Write-optimized and high-performance hashing index scheme for persistent memory. In Proceedings of the 13th USENIX Symposium on Operating Systems Design and Implementation (OSDI\u201918), USENIX Association, Carlsbad, CA, 461\u2013476."},{"volume-title":"DDR4 SDRAM NVRDIMM MTA36ASS4G72XF1Z datasheet. Retrieved","year":"2021","author":"Micron Technology Inc.","key":"e_1_3_2_1_17_1","unstructured":"Micron Technology Inc. DDR4 SDRAM NVRDIMM MTA36ASS4G72XF1Z datasheet. Retrieved June 1, 2021 from https:\/\/www.mouser.tw\/datasheet\/2\/671\/mict_s_a0010211470_1-2290759.pdf Micron Technology Inc. DDR4 SDRAM NVRDIMM MTA36ASS4G72XF1Z datasheet. Retrieved June 1, 2021 from https:\/\/www.mouser.tw\/datasheet\/2\/671\/mict_s_a0010211470_1-2290759.pdf"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950380"},{"first-page":"91","volume-title":"Proceedings of the 16th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201911)","author":"Volos Haris","key":"e_1_3_2_1_19_1","unstructured":"Haris Volos , Andres Jaan Tack , and Michael M. Swift . 2011. Mnemosyne: lightweight persistent memory . In Proceedings of the 16th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201911) , Newport Beach, California , 91 - 104 . Haris Volos, Andres Jaan Tack, and Michael M. Swift. 2011. Mnemosyne: lightweight persistent memory. In Proceedings of the 16th ACM International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS\u201911), Newport Beach, California, 91-104."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.jalgor.2003.12.002"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.5555\/3323298.3323302"}],"event":{"name":"ICPP 2021: 50th International Conference on Parallel Processing","acronym":"ICPP 2021","location":"Lemont IL USA"},"container-title":["50th International Conference on Parallel Processing Workshop"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3458744.3473350","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,14]],"date-time":"2023-01-14T11:11:45Z","timestamp":1673694705000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3458744.3473350"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,8,9]]},"references-count":21,"alternative-id":["10.1145\/3458744.3473350","10.1145\/3458744"],"URL":"https:\/\/doi.org\/10.1145\/3458744.3473350","relation":{},"subject":[],"published":{"date-parts":[[2021,8,9]]},"assertion":[{"value":"2021-09-23","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}