{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T21:27:23Z","timestamp":1730323643095,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":29,"publisher":"ACM","funder":[{"name":"Natural Sciences and Engineering Research Council"},{"name":"Alibaba"},{"name":"Edward S. Rogers Sr. Department of Electrical and Computer Engineering"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,2,17]]},"DOI":"10.1145\/3431920.3439305","type":"proceedings-article","created":{"date-parts":[[2021,2,20]],"date-time":"2021-02-20T23:15:47Z","timestamp":1613862947000},"page":"138-144","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Interactive Debugging at IP Block Interfaces in FPGAs"],"prefix":"10.1145","author":[{"given":"Marco Antonio","family":"Merlini","sequence":"first","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}]},{"given":"Isamu","family":"Poy","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}]},{"given":"Paul","family":"Chow","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, ON, Canada"}]}],"member":"320","published-online":{"date-parts":[[2021,2,17]]},"reference":[{"key":"e_1_3_2_2_1_1","unstructured":"Alpha Data. 2019. ADM-PCIE-8K5. https:\/\/www.alpha-data.com\/pdfs\/adm-pcie-8k5.pdf (Product Brief). Alpha Data. 2019. ADM-PCIE-8K5. https:\/\/www.alpha-data.com\/pdfs\/adm-pcie-8k5.pdf (Product Brief)."},{"key":"e_1_3_2_2_2_1","unstructured":"ARM 2019. AMBA\u00ae AXI 4-Stream Protocol Specification. ARM. https:\/\/static.docs.arm.com\/ihi0022\/g\/IHI0022G_amba_axi_protocol_spec.pdf Version 1.0. ARM 2019. AMBA\u00ae AXI 4-Stream Protocol Specification. ARM. https:\/\/static.docs.arm.com\/ihi0022\/g\/IHI0022G_amba_axi_protocol_spec.pdf Version 1.0."},{"key":"e_1_3_2_2_3_1","unstructured":"Avnet Services. [n.d.]. Zed Board. http:\/\/zedboard.org\/product\/zedboard (Product Brief). Avnet Services. [n.d.]. Zed Board. http:\/\/zedboard.org\/product\/zedboard (Product Brief)."},{"key":"e_1_3_2_2_4_1","volume-title":"Chip and Tools for Reconfigurable Computing. In 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines(FCCM","author":"Butts M.","year":"2007","unstructured":"M. Butts , A. M. Jones , and P. Wasson . 2007. A Structural Object ProgrammingModel, Architecture , Chip and Tools for Reconfigurable Computing. In 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines(FCCM 2007 ). 55--64. M. Butts, A. M. Jones, and P. Wasson. 2007. A Structural Object ProgrammingModel, Architecture, Chip and Tools for Reconfigurable Computing. In 15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines(FCCM 2007). 55--64."},{"key":"e_1_3_2_2_5_1","volume-title":"Source-levelDebugging for FPGA High-Level Synthesis. In 2014 24th international conferenceon field programmable logic and applications (FPL). IEEE, 1--8.","author":"Calagar Nazanin","year":"2014","unstructured":"Nazanin Calagar , Stephen D Brown , and Jason H Anderson . 2014 . Source-levelDebugging for FPGA High-Level Synthesis. In 2014 24th international conferenceon field programmable logic and applications (FPL). IEEE, 1--8. Nazanin Calagar, Stephen D Brown, and Jason H Anderson. 2014. Source-levelDebugging for FPGA High-Level Synthesis. In 2014 24th international conferenceon field programmable logic and applications (FPL). IEEE, 1--8."},{"key":"e_1_3_2_2_6_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950423"},{"key":"e_1_3_2_2_7_1","unstructured":"EXOSTIV. 2020. Analyze Verify and Debug FPGA: Gigabyte-Range Visibility into the FPGA at Full Speed. https:\/\/www.exostivlabs.com\/exostiv\/ (Product Brief). EXOSTIV. 2020. Analyze Verify and Debug FPGA: Gigabyte-Range Visibility into the FPGA at Full Speed. https:\/\/www.exostivlabs.com\/exostiv\/ (Product Brief)."},{"key":"e_1_3_2_2_8_1","unstructured":"Fidus. 2018. Sidewinder-100 Datasheet. https:\/\/fidus.com\/wp-content\/uploads\/2019\/01\/Sidewinder_Data_Sheet.pdf Fidus. 2018. Sidewinder-100 Datasheet. https:\/\/fidus.com\/wp-content\/uploads\/2019\/01\/Sidewinder_Data_Sheet.pdf"},{"key":"e_1_3_2_2_9_1","unstructured":"Dan Gisselquist. 2020. Debugging AXI Streams. https:\/\/zipcpu.com\/dsp\/2020\/04\/20\/axil2axis.html Dan Gisselquist. 2020. Debugging AXI Streams. https:\/\/zipcpu.com\/dsp\/2020\/04\/20\/axil2axis.html"},{"key":"e_1_3_2_2_10_1","volume-title":"Effective FPGA Debug for High-Level Synthesis Generated Circuits. In 2014 24th International Conference on Field Programmable Logic and Applications (FPL). IEEE, 1--8.","author":"Goeders Jeffrey","year":"2014","unstructured":"Jeffrey Goeders and Steven JE Wilton . 2014 . Effective FPGA Debug for High-Level Synthesis Generated Circuits. In 2014 24th International Conference on Field Programmable Logic and Applications (FPL). IEEE, 1--8. Jeffrey Goeders and Steven JE Wilton. 2014. Effective FPGA Debug for High-Level Synthesis Generated Circuits. In 2014 24th International Conference on Field Programmable Logic and Applications (FPL). IEEE, 1--8."},{"key":"e_1_3_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2016.2565204"},{"key":"e_1_3_2_2_12_1","unstructured":"DINI Group. [n.d.]. Realtime FPGA Readback for Debug. https:\/\/www.dinigroup.com\/web\/DN_Readbacker.php (Product Brief). DINI Group. [n.d.]. Realtime FPGA Readback for Debug. https:\/\/www.dinigroup.com\/web\/DN_Readbacker.php (Product Brief)."},{"key":"e_1_3_2_2_13_1","volume-title":"Source Level Debugger for the Sea Cucumber Synthesizing Compiler. In 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003. IEEE, 228--237","author":"Hemmert K Scott","year":"2003","unstructured":"K Scott Hemmert , Justin L Tripp , Brad L Hutchings , and Preston A Jackson . 2003 . Source Level Debugger for the Sea Cucumber Synthesizing Compiler. In 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003. IEEE, 228--237 . K Scott Hemmert, Justin L Tripp, Brad L Hutchings, and Preston A Jackson. 2003. Source Level Debugger for the Sea Cucumber Synthesizing Compiler. In 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003. IEEE, 228--237."},{"volume-title":"Proceedings of the 2019 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA '19)","author":"Noronha Daniel Holanda","key":"e_1_3_2_2_14_1","unstructured":"Daniel Holanda Noronha , Ruizhe Zhao , Jeff Goeders , Wayne Luk , and Steven J.E. Wilton . 2019. On-Chip FPGA Debug Instrumentation for Machine Learning Applications . In Proceedings of the 2019 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA '19) . Association for Computing Machinery, New York, NY, USA, 110--115. https:\/\/doi.org\/10.1145\/3289602.3293922 Daniel Holanda Noronha, Ruizhe Zhao, Jeff Goeders, Wayne Luk, and Steven J.E. Wilton. 2019. On-Chip FPGA Debug Instrumentation for Machine Learning Applications. In Proceedings of the 2019 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA '19). Association for Computing Machinery, New York, NY, USA, 110--115. https:\/\/doi.org\/10.1145\/3289602.3293922"},{"key":"e_1_3_2_2_15_1","unstructured":"Intel. [n.d.]. Signal Tap User's Guide. https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/ug\/signal.pdf Intel. [n.d.]. Signal Tap User's Guide. https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/ug\/signal.pdf"},{"key":"e_1_3_2_2_16_1","unstructured":"Intel. 2019. Intel\u00ae Quartus\u00ae Prime Pro Edition User Guide. https:\/\/www.intel.cn\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/ug\/ug-qpp-debug.pdf See \u00a76 Design Debugging Using In-System Sources and Probes. Intel. 2019. Intel\u00ae Quartus\u00ae Prime Pro Edition User Guide. https:\/\/www.intel.cn\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/ug\/ug-qpp-debug.pdf See \u00a76 Design Debugging Using In-System Sources and Probes."},{"key":"e_1_3_2_2_18_1","unstructured":"Mario Larouche. 2007. How To achieve 100% visibility with FPGA-based ASIC prototypes running at real-time speeds. EE Times(2007). https:\/\/www.eetimes.com\/how-to-achieve-100-visibility-with-fpga-based-asic-prototypes-running-at-real-time-speeds\/ Mario Larouche. 2007. How To achieve 100% visibility with FPGA-based ASIC prototypes running at real-time speeds. EE Times(2007). https:\/\/www.eetimes.com\/how-to-achieve-100-visibility-with-fpga-based-asic-prototypes-running-at-real-time-speeds\/"},{"key":"e_1_3_2_2_19_1","unstructured":"Marco Antonio Merlini. 2020. Debug Governor Source Code. https:\/\/github.com\/esophagus-now\/ye_olde_verilogge\/tree\/main\/dbg_guv Marco Antonio Merlini. 2020. Debug Governor Source Code. https:\/\/github.com\/esophagus-now\/ye_olde_verilogge\/tree\/main\/dbg_guv"},{"volume-title":"Master's thesis","author":"Merlini Marco Antonio","key":"e_1_3_2_2_20_1","unstructured":"Marco Antonio Merlini . 2020. Practical Debug for Dataflow Computations on One or More FPG As . Master's thesis . University of Toronto . Marco Antonio Merlini. 2020.Practical Debug for Dataflow Computations on One or More FPGAs. Master's thesis. University of Toronto."},{"key":"e_1_3_2_2_21_1","unstructured":"Chun Kit Ng and Kenneth S Mcelvain. 2005. Method and System for Debugging using Replicated Logic. Chun Kit Ng and Kenneth S Mcelvain. 2005. Method and System for Debugging using Replicated Logic."},{"key":"e_1_3_2_2_22_1","volume-title":"Proceeding of the 41st An-nual International Symposium on Computer Architecture (ISCA). IEEE Press, 13--24","author":"Putnam Andrew","year":"2014","unstructured":"Andrew Putnam , Adrian Caulfield , Eric Chung , Derek Chiou , Kypros Constantinides , John Demme , Hadi Esmaeilzadeh , Jeremy Fowers , Jan Gray , MichaelHaselman, Scott Hauck , Stephen Heil , Amir Hormati , Joo-Young Kim , SitaramLanka, Eric Peterson , Aaron Smith , Jason Thong , Phillip Yi Xiao , Doug Burger , Jim Larus , Gopi Prashanth Gopal , and Simon Pope . 2014 . A Reconfigurable Fabric for Accelerating Large-Scale Data center Services . In Proceeding of the 41st An-nual International Symposium on Computer Architecture (ISCA). IEEE Press, 13--24 . https:\/\/www.microsoft.com\/en-us\/research\/publication\/a-reconfigurable-fabric-for-accelerating-large-scale-datacenter-services\/ Selected as an IEEE Micro Top Pick. Andrew Putnam, Adrian Caulfield, Eric Chung, Derek Chiou, Kypros Constantinides, John Demme, Hadi Esmaeilzadeh, Jeremy Fowers, Jan Gray, MichaelHaselman, Scott Hauck, Stephen Heil, Amir Hormati, Joo-Young Kim, SitaramLanka, Eric Peterson, Aaron Smith, Jason Thong, Phillip Yi Xiao, Doug Burger, Jim Larus, Gopi Prashanth Gopal, and Simon Pope. 2014. A Reconfigurable Fabric for Accelerating Large-Scale Data center Services. In Proceeding of the 41st An-nual International Symposium on Computer Architecture (ISCA). IEEE Press, 13--24. https:\/\/www.microsoft.com\/en-us\/research\/publication\/a-reconfigurable-fabric-for-accelerating-large-scale-datacenter-services\/ Selected as an IEEE Micro Top Pick."},{"key":"e_1_3_2_2_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966716"},{"key":"e_1_3_2_2_24_1","volume-title":"Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference","author":"Tiwari Anurag","year":"2003","unstructured":"Anurag Tiwari and Karen A Tomko . 2003 . Scan-chain Based Watch-points for Efficient Run-time Debugging and Verification of FPGA Designs . In Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference , 2003. IEEE, 705--711. Anurag Tiwari and Karen A Tomko. 2003. Scan-chain Based Watch-points for Efficient Run-time Debugging and Verification of FPGA Designs. In Proceedings of the ASP-DAC Asia and South Pacific Design Automation Conference, 2003. IEEE, 705--711."},{"key":"e_1_3_2_2_25_1","volume-title":"Sea Cucumber: A Synthesizing Compiler for FPGAs. In International Conference on Field Programmable Logic and Applications. Springer, 875--885","author":"Tripp Justin L","year":"2002","unstructured":"Justin L Tripp , Preston A Jackson , and Brad L Hutchings . 2002 . Sea Cucumber: A Synthesizing Compiler for FPGAs. In International Conference on Field Programmable Logic and Applications. Springer, 875--885 . Justin L Tripp, Preston A Jackson, and Brad L Hutchings. 2002. Sea Cucumber: A Synthesizing Compiler for FPGAs. In International Conference on Field Programmable Logic and Applications. Springer, 875--885."},{"key":"e_1_3_2_2_26_1","first-page":"4","article-title":"Debugging andthe Experience of","volume":"40","author":"Ungar David","year":"1997","unstructured":"David Ungar , Henry Lieberman , and Christopher Fry . 1997 . Debugging andthe Experience of Immediacy. Commun. ACM 40 , 4 (April 1997), 38--43. https:\/\/doi.org\/10.1145\/248448.248457 David Ungar, Henry Lieberman, and Christopher Fry. 1997. Debugging andthe Experience of Immediacy. Commun. ACM 40, 4 (April 1997), 38--43. https:\/\/doi.org\/10.1145\/248448.248457","journal-title":"Immediacy. Commun. ACM"},{"key":"e_1_3_2_2_27_1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-44687-7_50"},{"key":"e_1_3_2_2_28_1","unstructured":"Xilinx. [n.d.]. Integrated Logic Analyzer (ILA). https:\/\/www.xilinx.com\/products\/intellectual-property\/ila.html (Product Brief ). Xilinx. [n.d.]. Integrated Logic Analyzer (ILA). https:\/\/www.xilinx.com\/products\/intellectual-property\/ila.html (Product Brief )."},{"key":"e_1_3_2_2_29_1","unstructured":"Xilinx. [n.d.]. Virtual Input\/Output (VIO). https:\/\/www.xilinx.com\/products\/intellectual-property\/vio.html (Product Brief). Xilinx. [n.d.]. Virtual Input\/Output (VIO). https:\/\/www.xilinx.com\/products\/intellectual-property\/vio.html (Product Brief)."},{"key":"e_1_3_2_2_30_1","unstructured":"Xilinx 2015. Virtex-6 Family Overview. Xilinx. https:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds150.pdf Xilinx 2015. Virtex-6 Family Overview. Xilinx. https:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds150.pdf"}],"event":{"name":"FPGA '21: The 2021 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Virtual Event USA","acronym":"FPGA '21"},"container-title":["The 2021 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3431920.3439305","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,6]],"date-time":"2023-01-06T05:30:43Z","timestamp":1672983043000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3431920.3439305"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,17]]},"references-count":29,"alternative-id":["10.1145\/3431920.3439305","10.1145\/3431920"],"URL":"https:\/\/doi.org\/10.1145\/3431920.3439305","relation":{},"subject":[],"published":{"date-parts":[[2021,2,17]]},"assertion":[{"value":"2021-02-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}