乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T21:27:13Z","timestamp":1730323633840,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":57,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2021,2,17]]},"DOI":"10.1145\/3431920.3439285","type":"proceedings-article","created":{"date-parts":[[2021,2,20]],"date-time":"2021-02-20T23:15:47Z","timestamp":1613862947000},"page":"11-22","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":18,"title":["NetCracker: A Peek into the Routing Architecture of Xilinx 7-Series FPGAs"],"prefix":"10.1145","author":[{"given":"Morten B.","family":"Petersen","sequence":"first","affiliation":[{"name":"EPFL, Lausanne, Switzerland"}]},{"given":"Stefan","family":"Nikoli\u0107","sequence":"additional","affiliation":[{"name":"EPFL, Lausanne, Switzerland"}]},{"given":"Mirjana","family":"Stojilovi\u0107","sequence":"additional","affiliation":[{"name":"EPFL, Lausanne, Switzerland"}]}],"member":"320","published-online":{"date-parts":[[2021,2,17]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"publisher","DOI":"10.1109\/5.231340"},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.121549"},{"key":"e_1_3_2_2_3_1","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479100"},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293906"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375886"},{"volume-title":"Available: www.intel.com","year":"2017","key":"e_1_3_2_2_6_1","unstructured":"\u201c Understanding peak floating-point performance claims (white paper) ,\u201d Available: www.intel.com , Intel Corporation , 2017 . \u201cUnderstanding peak floating-point performance claims (white paper),\u201d Available: www.intel.com, Intel Corporation, 2017."},{"key":"e_1_3_2_2_7_1","first-page":"12","volume-title":"Proceedings of the 11th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","author":"Lewis D.","year":"2003","unstructured":"D. Lewis , V. Betz , D. Jefferson , A. Lee , C. Lane , P. Leventis , S. Marquardt , C. McClintock , B. Pedersen , G. Powell , S. Reddy , C. Wysocki , R. Cliff , and J. Rose , \u201c The Stratix routing and logic architecture ,\u201d in Proceedings of the 11th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays , Monterey, CA, USA , Feb. 2003 , pp. 12 -- 20 . D. Lewis, V. Betz, D. Jefferson, A. Lee, C. Lane, P. Leventis, S. Marquardt, C. McClintock, B. Pedersen, G. Powell, S. Reddy, C. Wysocki, R. Cliff, and J. Rose, \u201cThe Stratix routing and logic architecture,\u201d in Proceedings of the 11th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, Monterey, CA, USA, Feb. 2003, pp. 12--20."},{"key":"e_1_3_2_2_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847267"},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2013.40"},{"key":"e_1_3_2_2_11_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046195"},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508135"},{"key":"e_1_3_2_2_13_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435292"},{"key":"e_1_3_2_2_14_1","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63465-7_226"},{"key":"e_1_3_2_2_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3299874.3318003"},{"key":"e_1_3_2_2_16_1","first-page":"1","volume-title":"Proceedings of the 24th International Conference on Field-Programmable Logic and Applications","author":"Jiang Z.","year":"2014","unstructured":"Z. Jiang , C. Y. Lin , L. Yang , F. Wang , and H. Yang , \u201c Exploring architecture parameters for dual-output LUT-based FPGAs ,\u201d in Proceedings of the 24th International Conference on Field-Programmable Logic and Applications , Munich, Germany , Sep. 2014 , pp. 1 -- 6 . Z. Jiang, C. Y. Lin, L. Yang, F. Wang, and H. Yang, \u201cExploring architecture parameters for dual-output LUT-based FPGAs,\u201d in Proceedings of the 24th International Conference on Field-Programmable Logic and Applications, Munich, Germany, Sep. 2014, pp. 1--6."},{"key":"e_1_3_2_2_17_1","unstructured":"(2020) Symbiflow [Online]. Available: symbiflow.github.io\/. (2020) Symbiflow [Online]. Available: symbiflow.github.io\/."},{"key":"e_1_3_2_2_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1575774.1575777"},{"key":"e_1_3_2_2_19_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847342"},{"key":"e_1_3_2_2_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00009"},{"key":"e_1_3_2_2_21_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872334.2886419"},{"key":"e_1_3_2_2_22_1","doi-asserted-by":"publisher","DOI":"10.1145\/3036669.3038241"},{"key":"e_1_3_2_2_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689077"},{"key":"e_1_3_2_2_24_1","first-page":"1","volume-title":"Proceedings of the IEEE Custom Integrated Circuit Conference","author":"Tyhach J.","year":"2015","unstructured":"J. Tyhach , M. Hutton , S. Atsatt , A. Rahman , B. Vest , D. Lewis , M. Langhammer , S. Shumarayev , T. Hoang , A. Chan , D.-M. Choi , D. Oh , H.-C. Lee , J. Chui , K. C. Sia , E. Kok , W.-Y. Koay , and B.-J. Ang , \u201c Arria#8482; 10 device architecture ,\u201d in Proceedings of the IEEE Custom Integrated Circuit Conference , San Jose, CA, USA , May 2015 , pp. 1 -- 8 . J. Tyhach, M. Hutton, S. Atsatt, A. Rahman, B. Vest, D. Lewis, M. Langhammer, S. Shumarayev, T. Hoang, A. Chan, D.-M. Choi, D. Oh, H.-C. Lee, J. Chui, K. C. Sia, E. Kok, W.-Y. Koay, and B.-J. Ang, \u201cArria#8482; 10 device architecture,\u201d in Proceedings of the IEEE Custom Integrated Circuit Conference, San Jose, CA, USA, May 2015, pp. 1--8."},{"key":"e_1_3_2_2_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375308"},{"key":"e_1_3_2_2_26_1","volume-title":"Sep.","author":"Xilinx Inc.","year":"2016","unstructured":"Xilinx Inc. , 7 Series FPGAs Configurable Logic Block User Guide (UG474) , Sep. 2016 . Xilinx Inc., 7 Series FPGAs Configurable Logic Block User Guide (UG474), Sep. 2016."},{"key":"e_1_3_2_2_27_1","volume-title":"May","author":"Xilinx Inc.","year":"2019","unstructured":"Xilinx Inc. , Vivado Design Suite Tcl Command Reference Guide (UG835) , May 2019 . ----, Vivado Design Suite Tcl Command Reference Guide (UG835), May 2019."},{"key":"e_1_3_2_2_28_1","volume-title":"Project IceStorm. Available: http:\/\/www.clifford.at\/icestorm\/","author":"Wolf C.","year":"2020","unstructured":"C. Wolf and M. Lasser . ( 2020 ) Project IceStorm. Available: http:\/\/www.clifford.at\/icestorm\/ . C. Wolf and M. Lasser. (2020) Project IceStorm. Available: http:\/\/www.clifford.at\/icestorm\/."},{"key":"e_1_3_2_2_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950425"},{"key":"e_1_3_2_2_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.69"},{"key":"e_1_3_2_2_31_1","unstructured":"(2020) Project X-ray [Online]. Available: github.com\/SymbiFlow\/prjxray\/. (2020) Project X-ray [Online]. Available: github.com\/SymbiFlow\/prjxray\/."},{"key":"e_1_3_2_2_32_1","unstructured":"(2020) Project Trelis [Online]. Available: github.com\/SymbiFlow\/prjtrellis\/. (2020) Project Trelis [Online]. Available: github.com\/SymbiFlow\/prjtrellis\/."},{"key":"e_1_3_2_2_33_1","doi-asserted-by":"publisher","DOI":"10.1145\/3388617"},{"key":"e_1_3_2_2_34_1","doi-asserted-by":"publisher","DOI":"10.1016\/0141-9331(89)90088-4"},{"key":"e_1_3_2_2_35_1","volume-title":"The Programmable Gate Array Data Book","author":"Xilinx Inc.","year":"1989","unstructured":"Xilinx Inc. , The Programmable Gate Array Data Book , 1989 . Xilinx Inc., The Programmable Gate Array Data Book, 1989."},{"key":"e_1_3_2_2_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.75006"},{"key":"e_1_3_2_2_37_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296428"},{"key":"e_1_3_2_2_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.655177"},{"key":"e_1_3_2_2_39_1","first-page":"69","volume-title":"Proceedings of the 7th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","author":"DeHon A.","year":"1999","unstructured":"A. DeHon , \u201cBalancing interconnect and computation in a reconfigurable computing array (or, why you don?t really want 100% LUT utilization) ,\u201d in Proceedings of the 7th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays , Monterey, CA, USA , Feb. 1999 , pp. 69 -- 78 . A. DeHon, \u201cBalancing interconnect and computation in a reconfigurable computing array (or, why you don?t really want 100% LUT utilization),\u201d in Proceedings of the 7th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, Monterey, CA, USA, Feb. 1999, pp. 69--78."},{"key":"e_1_3_2_2_40_1","unstructured":"(2020) NetCracker: Programmable routing architecture analysis framework. Available: github.com\/mortbopet\/netcracker. (2020) NetCracker: Programmable routing architecture analysis framework. Available: github.com\/mortbopet\/netcracker."},{"key":"e_1_3_2_2_41_1","volume-title":"Sep.","author":"Xilinx Inc.","year":"2020","unstructured":"Xilinx Inc. , 7 Series FPGAs Data Sheet (ds180) , Sep. 2020 . Xilinx Inc., 7 Series FPGAs Data Sheet (ds180), Sep. 2020."},{"key":"e_1_3_2_2_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00010"},{"key":"e_1_3_2_2_43_1","first-page":"652","volume-title":"Proceedings of the International Conference on Computer Aided Design","author":"Betz V.","year":"1997","unstructured":"V. Betz and J. Rose , \u201c Directional bias and non-uniformity in FPGA global routing architectures ,\u201d in Proceedings of the International Conference on Computer Aided Design , San Jose, CA, USA , Nov. 1997 , pp. 652 -- 659 . V. Betz and J. Rose, \u201cDirectional bias and non-uniformity in FPGA global routing architectures,\u201d in Proceedings of the International Conference on Computer Aided Design, San Jose, CA, USA, Nov. 1997, pp. 652--59."},{"key":"e_1_3_2_2_44_1","volume-title":"Mass.","author":"Mead C.","year":"1980","unstructured":"C. Mead and L. Conway , Introduction to VLSI Systems. hskip 1em plus 0.5em minus 0.4emrelax Reading , Mass. : Addison-Wesley , 1980 . C. Mead and L. Conway, Introduction to VLSI Systems. hskip 1em plus 0.5em minus 0.4emrelax Reading, Mass.: Addison-Wesley, 1980."},{"key":"e_1_3_2_2_46_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"e_1_3_2_2_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393249"},{"key":"e_1_3_2_2_48_1","unstructured":"Virtex-II Platform FPGA Handbook Xilinx Inc. 2001. Virtex-II Platform FPGA Handbook Xilinx Inc. 2001."},{"key":"e_1_3_2_2_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046196"},{"key":"e_1_3_2_2_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00012"},{"key":"e_1_3_2_2_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2002.1012766"},{"key":"e_1_3_2_2_52_1","volume-title":"Morpheus. Available: software.broadinstitute.org\/morpheus","author":"Gould J.","year":"2020","unstructured":"J. Gould . ( 2020 ) Morpheus. Available: software.broadinstitute.org\/morpheus . J. Gould. (2020) Morpheus. Available: software.broadinstitute.org\/morpheus."},{"key":"e_1_3_2_2_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2016.7577326"},{"key":"e_1_3_2_2_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2877017"},{"key":"e_1_3_2_2_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718327"},{"key":"e_1_3_2_2_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/2629579"},{"key":"e_1_3_2_2_57_1","first-page":"B1","article-title":"Lookup table with relatively balanced delays","volume":"7471","author":"Chirania M.","year":"2008","unstructured":"M. Chirania , \u201c Lookup table with relatively balanced delays ,\u201d US Patent 7471 ,104 B1 , 2008 . M. Chirania, \u201cLookup table with relatively balanced delays,\u201d US Patent 7471,104 B1, 2008.","journal-title":"US Patent"},{"key":"e_1_3_2_2_58_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-1225-0"},{"key":"e_1_3_2_2_59_1","first-page":"744","article-title":"Six-input multiplexer with two gate levels and three memory cells","volume":"5","author":"Young S. P.","year":"1998","unstructured":"S. P. Young , \u201c Six-input multiplexer with two gate levels and three memory cells ,\u201d US Patent 5 , 744 ,995, 1998 . S. P. Young, \u201cSix-input multiplexer with two gate levels and three memory cells,\u201d US Patent 5,744,995, 1998.","journal-title":"US Patent"}],"event":{"name":"FPGA '21: The 2021 ACM\/SIGDA International Symposium on Field Programmable Gate Arrays","sponsor":["SIGDA ACM Special Interest Group on Design Automation"],"location":"Virtual Event USA","acronym":"FPGA '21"},"container-title":["The 2021 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3431920.3439285","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,6]],"date-time":"2023-01-06T05:27:07Z","timestamp":1672982827000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3431920.3439285"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2,17]]},"references-count":57,"alternative-id":["10.1145\/3431920.3439285","10.1145\/3431920"],"URL":"https:\/\/doi.org\/10.1145\/3431920.3439285","relation":{},"subject":[],"published":{"date-parts":[[2021,2,17]]},"assertion":[{"value":"2021-02-17","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}