{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,19]],"date-time":"2024-09-19T16:06:46Z","timestamp":1726762006921},"reference-count":130,"publisher":"Association for Computing Machinery (ACM)","issue":"2","funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Lattice Semiconductor"},{"DOI":"10.13039\/501100000240","name":"New Brunswick Innovation Foundation","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100000240","id-type":"DOI","asserted-by":"crossref"}]},{"name":"Canadian Foundation for Innovation"},{"name":"NSERC CGS-D scholarship"},{"name":"NSERC\/Intel Industrial Research Chair in Programmable Silicon, Huawei"},{"name":"Ontario Graduate Scholarship"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":["ACM Trans. Reconfigurable Technol. Syst."],"published-print":{"date-parts":[[2020,6,30]]},"abstract":"Developing Field-programmable Gate Array (FPGA) architectures is challenging due to the competing requirements of various application domains and changing manufacturing process technology. This is compounded by the difficulty of fairly evaluating FPGA architectural choices, which requires sophisticated high-quality Computer Aided Design (CAD) tools to target each potential architecture. This article describes version 8.0 of the open source Verilog to Routing (VTR) project, which provides such a design flow. VTR 8 expands the scope of FPGA architectures that can be modelled, allowing VTR to target and model many details of both commercial and proposed FPGA architectures. The VTR design flow also serves as a baseline for evaluating new CAD algorithms. It is therefore important, for both CAD algorithm comparisons and the validity of architectural conclusions, that VTR produce high-quality circuit implementations. VTR 8 significantly improves optimization quality (reductions of 15% minimum routable channel width, 41% wirelength, and 12% critical path delay), run-time (5.3\u00d7 faster) and memory footprint (3.3\u00d7 lower). Finally, we demonstrate VTR is run-time and memory footprint efficient, while producing circuit implementations of reasonable quality compared to highly-tuned architecture-specific industrial tools\u2014showing that architecture generality, good implementation quality, and run-time efficiency are not mutually exclusive goals.<\/jats:p>","DOI":"10.1145\/3388617","type":"journal-article","created":{"date-parts":[[2020,6,1]],"date-time":"2020-06-01T10:15:54Z","timestamp":1591006554000},"page":"1-55","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":182,"title":["VTR 8"],"prefix":"10.1145","volume":"13","author":[{"ORCID":"http:\/\/orcid.org\/0000-0002-8151-8359","authenticated-orcid":false,"given":"Kevin E.","family":"Murray","sequence":"first","affiliation":[{"name":"University of Toronto, Toronto, Ontario, Canada"}]},{"ORCID":"http:\/\/orcid.org\/0000-0002-8535-3432","authenticated-orcid":false,"given":"Oleg","family":"Petelin","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, Ontario, Canada"}]},{"given":"Sheng","family":"Zhong","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, Ontario, Canada"}]},{"given":"Jia Min","family":"Wang","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, Ontario, Canada"}]},{"ORCID":"http:\/\/orcid.org\/0000-0002-4157-8584","authenticated-orcid":false,"given":"Mohamed","family":"Eldafrawy","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, Ontario, Canada"}]},{"given":"Jean-Philippe","family":"Legault","sequence":"additional","affiliation":[{"name":"University of New Brunswick, Fredericton, New Brunswick, Canada"}]},{"given":"Eugene","family":"Sha","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, Ontario, Canada"}]},{"given":"Aaron G.","family":"Graham","sequence":"additional","affiliation":[{"name":"University of New Brunswick, Fredericton, New Brunswick, Canada"}]},{"given":"Jean","family":"Wu","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, Ontario, Canada"}]},{"given":"Matthew J. P.","family":"Walker","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, Ontario, Canada"}]},{"given":"Hanqing","family":"Zeng","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, Ontario, Canada"}]},{"given":"Panagiotis","family":"Patros","sequence":"additional","affiliation":[{"name":"University of New Brunswick, Fredericton, New Brunswick, Canada"}]},{"given":"Jason","family":"Luu","sequence":"additional","affiliation":[{"name":"Intel Programmable Solutions Group, Toronto, Ontario, Canada"}]},{"given":"Kenneth B.","family":"Kent","sequence":"additional","affiliation":[{"name":"University of New Brunswick, Fredericton, New Brunswick, Canada"}]},{"given":"Vaughn","family":"Betz","sequence":"additional","affiliation":[{"name":"University of Toronto, Toronto, Ontario, Canada"}]}],"member":"320","published-online":{"date-parts":[[2020,6]]},"reference":[{"key":"e_1_2_1_1_1","unstructured":"Arachne-pnr. 2019. Retrieved from https:\/\/github.com\/YosysHQ\/arachne-pnr. Arachne-pnr. 2019. Retrieved from https:\/\/github.com\/YosysHQ\/arachne-pnr."},{"key":"e_1_2_1_2_1","unstructured":"Bison. 2019. Retrieved from https:\/\/www.gnu.org\/software\/bison\/. Bison. 2019. Retrieved from https:\/\/www.gnu.org\/software\/bison\/."},{"key":"e_1_2_1_3_1","volume-title":"The Fast Lexical Analyzer","author":"Flex","year":"2019"},{"key":"e_1_2_1_4_1","volume-title":"A Test Coverage Program","year":"2019"},{"key":"e_1_2_1_5_1","volume-title":"Light-weight, simple and fast XML parser for C++","author":"Pugixml","year":"2019"},{"key":"e_1_2_1_6_1","unstructured":"SymbiFlow Project. 2019. Retrieved from https:\/\/symbiflow.github.io\/. SymbiFlow Project. 2019. Retrieved from https:\/\/symbiflow.github.io\/."},{"key":"e_1_2_1_7_1","volume-title":"Proceedings of the International Conference on Field-Programmable Technology (FPT\u201912)","author":"Abdelfattah M. S."},{"key":"e_1_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/3233244"},{"key":"e_1_2_1_9_1","unstructured":"Achronix Semiconductor. 2019. Speedster7t FPGAs. Achronix Semiconductor. PB003 v1.0. Achronix Semiconductor. 2019. Speedster7t FPGAs. Achronix Semiconductor. PB003 v1.0."},{"key":"e_1_2_1_10_1","volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL\u201915)","author":"Ahmadpour I."},{"key":"e_1_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00011"},{"key":"e_1_2_1_12_1","unstructured":"Altera. 2016. Stratix IV Device Handbook. Altera. Altera. 2016. Stratix IV Device Handbook. Altera."},{"key":"e_1_2_1_13_1","volume-title":"Stratix V Device Handbook","author":"Altera Corporation"},{"key":"e_1_2_1_14_1","volume-title":"Proceedings of the International Symposium on Field-Programmable Custom Computing Machines (FCCM\u201914)","author":"An M."},{"key":"e_1_2_1_15_1","volume-title":"VPR: A new packing, placement and routing tool for FPGA research. In Field-Programmable Logic and Applications","author":"Betz V.","year":"1997"},{"key":"e_1_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329203"},{"key":"e_1_2_1_17_1","volume-title":"Architecture and CAD for Deep-Submicron FPGAs","author":"Betz Vaughn"},{"key":"e_1_2_1_18_1","volume-title":"ABC: An academic industrial-strength verification tool","author":"Brayton Robert","year":"2010"},{"key":"e_1_2_1_19_1","unstructured":"Compute Canada. 2019. Retrieved from www.computecanada.ca. Compute Canada. 2019. Retrieved from www.computecanada.ca."},{"key":"e_1_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/225871.225886"},{"key":"e_1_2_1_21_1","volume-title":"Int. Conf. on Field Programmable Logic and Applications (FPL\u201919)","author":"Tang X."},{"key":"e_1_2_1_22_1","first-page":"3","article-title":"FPGA design automation: A survey","volume":"1","author":"Chen Deming","year":"2006","journal-title":"Found. Trends Electron. Des. Autom."},{"key":"e_1_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723142"},{"key":"e_1_2_1_24_1","volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL\u201907)","author":"Chen D. T."},{"key":"e_1_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30117-2_18"},{"key":"e_1_2_1_26_1","volume-title":"Proceedings of the ACM\/EDAC\/IEEE Design Automation Conference (DAC\u201915)","author":"Chen S."},{"key":"e_1_2_1_27_1","volume-title":"Proceedings of the International Conference on Computer-Aided Design (ICCAD\u201914)","author":"Chen Y."},{"key":"e_1_2_1_28_1","volume-title":"Proceedings of the International Conference on Field-Programmable Technology (FPT\u201913)","author":"Chiasson C."},{"key":"e_1_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2451658"},{"key":"e_1_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.022071131"},{"key":"e_1_2_1_31_1","unstructured":"Intel Corporation. 2019. Quartus. Retrieved from https:\/\/www.intel.ca\/content\/www\/ca\/en\/software\/programmable\/quartus-prime\/overview.html. Intel Corporation. 2019. Quartus. Retrieved from https:\/\/www.intel.ca\/content\/www\/ca\/en\/software\/programmable\/quartus-prime\/overview.html."},{"key":"e_1_2_1_32_1","unstructured":"Xilinx Corporation. 2019. Vivado. Retrieved from https:\/\/www.xilinx.com\/products\/design-tools\/vivado.html. Xilinx Corporation. 2019. Vivado. Retrieved from https:\/\/www.xilinx.com\/products\/design-tools\/vivado.html."},{"key":"e_1_2_1_33_1","unstructured":"DARPA. 2016. Reconfigurable Imaging (ReImagine). Retrieved from https:\/\/www.darpa.mil\/attachments\/Final_Compiled_ReImagineProposersDay.pdf. DARPA. 2016. Reconfigurable Imaging (ReImagine). Retrieved from https:\/\/www.darpa.mil\/attachments\/Final_Compiled_ReImagineProposersDay.pdf."},{"key":"e_1_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296431"},{"key":"e_1_2_1_35_1","volume-title":"Proceedings of the ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA\u201916)","author":"\u00a0al C. Ebeling","year":"2016"},{"key":"e_1_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2636141"},{"key":"e_1_2_1_37_1","volume-title":"Proceedings of the IEEE 45th European Solid State Circuits Conference (ESSCIRC\u201919)","author":"Erbagci B.","year":"2019"},{"key":"e_1_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554763"},{"key":"e_1_2_1_39_1","volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL\u201914)","author":"Fobel C."},{"key":"e_1_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293906"},{"key":"e_1_2_1_41_1","volume-title":"Design Patterns: Elements of Reusable Object-Oriented Software. Pearson Education.","author":"Gamma E.","year":"1994"},{"key":"e_1_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001191"},{"key":"e_1_2_1_43_1","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2011.27"},{"key":"e_1_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412139"},{"key":"e_1_2_1_45_1","volume-title":"Proceedings of the International Conference on Field-Programmable Technology (FPT\u201918)","author":"Grady Brett"},{"key":"e_1_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689085"},{"key":"e_1_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.1109\/TSSC.1968.300136"},{"key":"e_1_2_1_48_1","volume-title":"Proceedings of the IEEE International System-on-Chip Conference (SOCC\u201917)","author":"Honda K."},{"key":"e_1_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.1145\/3174243.3174246"},{"key":"e_1_2_1_50_1","volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL). 1--6.","author":"Hoo Chin Hau","year":"2015"},{"key":"e_1_2_1_51_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2506780"},{"key":"e_1_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021750"},{"key":"e_1_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2691409"},{"key":"e_1_2_1_54_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7294007"},{"key":"e_1_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2013.40"},{"key":"e_1_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2255071"},{"key":"e_1_2_1_57_1","volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL\u201916)","author":"Huriaux C."},{"key":"e_1_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046215"},{"key":"e_1_2_1_59_1","unstructured":"Xilinx Inc. 1994. The Programmable Logic Data Book. Xilinx Inc. 1994. The Programmable Logic Data Book."},{"key":"e_1_2_1_60_1","volume-title":"Proceedings of the International Symposium on Field-Programmable Custom Computing Machines (FCCM\u201910)","author":"Jamieson P."},{"key":"e_1_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689062"},{"key":"e_1_2_1_62_1","volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL\u201916)","author":"Khaleghi B."},{"key":"e_1_2_1_63_1","volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL\u201916)","author":"Khan F. F."},{"key":"e_1_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/3024063"},{"key":"e_1_2_1_65_1","volume-title":"Proceedings of the International Conference on Field-Programmable Technology (FPT\u201914)","author":"Kulkarni N."},{"key":"e_1_2_1_66_1","unstructured":"MIT Lincoln Lab. 2016. Reconfigurable Integrated Circuits for ReImagine. Retrieved from https:\/\/www.darpa.mil\/attachments\/MITLL_ProposerDaySlides%20v3.pdf. MIT Lincoln Lab. 2016. Reconfigurable Integrated Circuits for ReImagine. Retrieved from https:\/\/www.darpa.mil\/attachments\/MITLL_ProposerDaySlides%20v3.pdf."},{"key":"e_1_2_1_67_1","volume-title":"Proceedings of the ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA\u201919)","author":"Lavin C.","year":"2019"},{"key":"e_1_2_1_68_1","volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL\u201911)","author":"Lavin C."},{"key":"e_1_2_1_69_1","volume-title":"Proceedings of the International Symposium on Rapid System Prototyping (RSP\u201918)","author":"Legault J.","year":"2018"},{"key":"e_1_2_1_70_1","volume-title":"Proceedings of the ACM\/SIGDA Eleventh International Symposium on Field-Programmable Gate Arrays (FPGA\u201903)","author":"Lewis David","year":"2003"},{"key":"e_1_2_1_71_1","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435292"},{"key":"e_1_2_1_72_1","doi-asserted-by":"publisher","DOI":"10.1145\/2847263.2847267"},{"key":"e_1_2_1_73_1","volume-title":"Workshop on Open Source Design Automation.","author":"Li Ang","year":"2019"},{"key":"e_1_2_1_74_1","volume-title":"Archipelago\u2014An Open Source FPGA with Toolflow Support. Master\u2019s thesis. EECS Department","author":"Liu Hao Jun","year":"2014"},{"key":"e_1_2_1_75_1","volume-title":"Architecture-aware Packing and CAD Infrastructure for Field-Programmable Gate Arrays. Master\u2019s thesis","author":"Luu Jason","year":"1807"},{"key":"e_1_2_1_76_1","doi-asserted-by":"publisher","DOI":"10.1145\/2617593"},{"key":"e_1_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1145\/2068716.2068718"},{"key":"e_1_2_1_78_1","volume-title":"Proceedings of the International Symposium on Field-Programmable Custom Computing Machines (FCCM\u201914)","author":"Luu J."},{"key":"e_1_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554783"},{"key":"e_1_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1995.242049"},{"key":"e_1_2_1_81_1","volume-title":"Proceedings of the International Conference on Field-Programmable Technology (FPT\u201918)","author":"Kevin"},{"key":"e_1_2_1_82_1","volume-title":"Proceedings of the ACM\/IEE Workshop on Machine Learning for CAD (MLCAD\u201919)","author":"Kevin"},{"key":"e_1_2_1_83_1","doi-asserted-by":"crossref","unstructured":"Kevin. E. Murray J. Luu M. J. P. Walker C. McCullough S. Wang S. Huda B. Yan C. Chiasson K. B. Kent J. Anderson J. Rose and V. Betz. 2020. Optimizing FPGA logic block architectures for arithmetic. IEEE Trans. Very Large Scale Integr. Syst. (2020). To Appear. Kevin. E. Murray J. Luu M. J. P. Walker C. McCullough S. Wang S. Huda B. Yan C. Chiasson K. B. Kent J. Anderson J. Rose and V. Betz. 2020. Optimizing FPGA logic block architectures for arithmetic. IEEE Trans. Very Large Scale Integr. Syst. (2020). To Appear.","DOI":"10.1109\/TVLSI.2020.2965772"},{"key":"e_1_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2013.6645503"},{"key":"e_1_2_1_85_1","doi-asserted-by":"publisher","DOI":"10.1145\/2629579"},{"key":"e_1_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045175"},{"key":"e_1_2_1_87_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2478280"},{"key":"e_1_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689076"},{"key":"e_1_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145715"},{"key":"e_1_2_1_90_1","doi-asserted-by":"crossref","unstructured":"M. Patrou J. P. Legault A. Graham and K. B. Kent. 2019. Improving digital circuit simulation with batch-parallel logic evaluation. To Appear in Euromicro Digital System Design. M. Patrou J. P. Legault A. Graham and K. B. Kent. 2019. Improving digital circuit simulation with batch-parallel logic evaluation. To Appear in Euromicro Digital System Design.","DOI":"10.1109\/DSD.2019.00031"},{"key":"e_1_2_1_91_1","volume-title":"CAD Tools and Architectures for Improved FPGA Interconnect. Master\u2019s thesis","author":"Petelin Oleg","year":"1807"},{"key":"e_1_2_1_92_1","volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL\u201916)","author":"Petelin O."},{"key":"e_1_2_1_93_1","volume-title":"Proceedings of the ACM\/IEEE International Symposium on Comput. Architecture (ISCA\u201914)","author":"\u00a0al Andrew Putnam","year":"2014"},{"key":"e_1_2_1_94_1","volume-title":"Proceedings of the International Workshop on High-Performance Reconfigurable Computer Technology and Applications (HPRCTA\u201910)","author":"\u00a0al J. Richardson","year":"2010"},{"key":"e_1_2_1_95_1","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"e_1_2_1_96_1","volume-title":"Proceedings of the ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA\u201911)","author":"Raphael"},{"key":"e_1_2_1_97_1","volume-title":"Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE\u201917)","author":"Seifoori Z."},{"key":"e_1_2_1_98_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00010"},{"key":"e_1_2_1_99_1","volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL\u201905)","author":"Sharma A."},{"key":"e_1_2_1_100_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021732"},{"key":"e_1_2_1_101_1","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503058"},{"key":"e_1_2_1_102_1","first-page":"11","article-title":"A customizable framework for application implementation onto 3-D FPGAs","volume":"35","author":"Siozios K.","year":"2016","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circ. Syst."},{"key":"e_1_2_1_103_1","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046196"},{"key":"e_1_2_1_104_1","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950425"},{"key":"e_1_2_1_105_1","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056782"},{"key":"e_1_2_1_106_1","volume-title":"Proceedings of the 29th International Conference on Field-Programmable Logic and Applications (FPL\u201919)","author":"Sun X.","year":"2019"},{"key":"e_1_2_1_107_1","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293908"},{"key":"e_1_2_1_108_1","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275134"},{"key":"e_1_2_1_109_1","volume-title":"ABC: A System for Sequential Synthesis and Verification.","author":"Berkley Logic Synthesis and Verification Group","year":"2018"},{"key":"e_1_2_1_110_1","volume-title":"Proceedings of the International Conference on Field-Programmable Technology (FPT\u201914)","author":"Tang X."},{"key":"e_1_2_1_111_1","volume-title":"Proceedings of the Government Microcircuit Applications and Critical Technology Conference.","author":"Teifel John","year":"2016"},{"key":"e_1_2_1_112_1","volume-title":"Proceedings of the Design, Automation Test in Europe Conference Exhibition (DATE\u201917)","author":"Tian J.","year":"2017"},{"key":"e_1_2_1_113_1","volume-title":"Proceedings of the International Conference on Field-Programmable Technology (FPT\u201917)","author":"Vercruyce D."},{"key":"e_1_2_1_114_1","first-page":"3","article-title":"How preserving circuit design hierarchy during FPGA packing leads to better performance","volume":"37","author":"Vercruyce D.","year":"2018","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circ. Syst."},{"key":"e_1_2_1_115_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00017"},{"key":"e_1_2_1_116_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2440316"},{"key":"e_1_2_1_117_1","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0977"},{"key":"e_1_2_1_119_1","unstructured":"Clifford Wolf. 2019. Yosys Open SYnthesis Suite. Retrieved from http:\/\/www.clifford.at\/yosys\/. Clifford Wolf. 2019. Yosys Open SYnthesis Suite. Retrieved from http:\/\/www.clifford.at\/yosys\/."},{"key":"e_1_2_1_120_1","volume-title":"UltraRAM: Breakthrough Embedded Memory Integration on UltraScale+ Devices","author":"Xilinx Inc. 2016."},{"key":"e_1_2_1_121_1","unstructured":"Xilinx Inc. 2018. Zynq UltraScale+ MPSoC Data Sheet. Xilinx Inc. DS891 v1.7. Xilinx Inc. 2018. Zynq UltraScale+ MPSoC Data Sheet. Xilinx Inc. DS891 v1.7."},{"key":"e_1_2_1_122_1","volume-title":"Versal Architecture and Product Data Sheet","author":"Xilinx Inc. 2019."},{"key":"e_1_2_1_123_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021747"},{"key":"e_1_2_1_125_1","doi-asserted-by":"publisher","DOI":"10.1145\/3301298"},{"key":"e_1_2_1_126_1","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021731"},{"key":"e_1_2_1_127_1","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317876"},{"key":"e_1_2_1_128_1","unstructured":"G. Yu T. Y. Cheng B. Kettlewell H. Liew M. Seok and P. R. Kinget. 2017. FPGA with improved routability and robustness in 130 nm CMOS with open-source CAD targetability. arxiv:1712.03411. G. Yu T. Y. Cheng B. Kettlewell H. Liew M. Seok and P. R. Kinget. 2017. FPGA with improved routability and robustness in 130 nm CMOS with open-source CAD targetability. arxiv:1712.03411."},{"key":"e_1_2_1_129_1","volume-title":"Proceedings of the International Conference on Field-Programmable Technology (FPT\u201917)","author":"Yuan J."},{"key":"e_1_2_1_130_1","volume-title":"Proceedings of the International Conference on Field-Programmable Logic and Applications (FPL\u201917)","author":"Zgheib G."},{"key":"e_1_2_1_131_1","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554791"},{"key":"e_1_2_1_132_1","volume-title":"VPR: An open-source design flow for commercial and novel FPGAs","author":"Murray K. E.","year":"2020"}],"container-title":["ACM Transactions on Reconfigurable Technology and Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3388617","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T06:58:24Z","timestamp":1672556304000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3388617"}},"subtitle":["High-performance CAD and Customizable FPGA Architecture Modelling"],"short-title":[],"issued":{"date-parts":[[2020,6]]},"references-count":130,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2020,6,30]]}},"alternative-id":["10.1145\/3388617"],"URL":"https:\/\/doi.org\/10.1145\/3388617","relation":{},"ISSN":["1936-7406","1936-7414"],"issn-type":[{"value":"1936-7406","type":"print"},{"value":"1936-7414","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,6]]},"assertion":[{"value":"2019-07-01","order":0,"name":"received","label":"Received","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-03-01","order":1,"name":"accepted","label":"Accepted","group":{"name":"publication_history","label":"Publication History"}},{"value":"2020-06-01","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}