{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T21:03:19Z","timestamp":1730322199615,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":35,"publisher":"ACM","content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,9,25]]},"DOI":"10.1145\/3386164.3386166","type":"proceedings-article","created":{"date-parts":[[2020,6,7]],"date-time":"2020-06-07T01:30:15Z","timestamp":1591493415000},"page":"1-5","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":4,"title":["High Performance Heterogeneous Multicore Architectures"],"prefix":"10.1145","author":[{"given":"Igla","family":"Hoxha","sequence":"first","affiliation":[{"name":"University of Northampton, Northampton, United Kingdom"}]},{"given":"Michael Opoku","family":"Agyeman","sequence":"additional","affiliation":[{"name":"University of Northampton, Northampton, United Kingdom"}]}],"member":"320","published-online":{"date-parts":[[2020,6,6]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"crossref","unstructured":"Agyeman Michael Opoku and Wen Zong. \"An efficient 2D router architecture for extending the performance of inhomogeneous 3D NoC-based multi-core architectures.\" 2016 International Symposium on Computer Architecture and High Performance Computing Workshops (SBAC-PADW). IEEE 2016. Agyeman Michael Opoku and Wen Zong. \"An efficient 2D router architecture for extending the performance of inhomogeneous 3D NoC-based multi-core architectures.\" 2016 International Symposium on Computer Architecture and High Performance Computing Workshops (SBAC-PADW). IEEE 2016.","DOI":"10.1109\/SBAC-PADW.2016.22"},{"volume-title":"Data Science & Engineering-Confluence. IEEE","year":"2017","author":"Opoku Michael","key":"e_1_3_2_1_2_1"},{"issue":"6","key":"e_1_3_2_1_3_1","article-title":"A study of optimization techniques for 3d networks-on-chip architectures for low power and high performance applications","volume":"121","author":"Opoku Michael","year":"2015","journal-title":"International Journal of Computer Applications"},{"key":"e_1_3_2_1_4_1","unstructured":"Agyeman Michael Opoku. 3D Networks-on-Chip Architecture Optimization for Low Power Design. LAP LAMBERT Academic Publishing 2015. Agyeman Michael Opoku. 3D Networks-on-Chip Architecture Optimization for Low Power Design. LAP LAMBERT Academic Publishing 2015."},{"key":"e_1_3_2_1_5_1","unstructured":"AMD\n\n \n (2018) The AMD Ryzen Threadripper Processor: The Second Generation Is Here[Online] Available: https:\/\/www.amd.com\/en\/fpartner\/amd-ryzen-threadripper-2nd-generation [Accessed: 26\/12\/2018]. AMD (2018) The AMD Ryzen Threadripper Processor: The Second Generation Is Here[Online] Available: https:\/\/www.amd.com\/en\/fpartner\/amd-ryzen-threadripper-2nd-generation [Accessed: 26\/12\/2018]."},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.179"},{"key":"e_1_3_2_1_7_1","unstructured":"BERTEN DSP (2016) GPU vs FPGA performance comparison [Online] Available:http:\/\/www.bertendsp.com\/pdf\/whitepaper\/BWP001_GPU_vs_FPGA_Performance_Comparison_v1.0.pdf[Accessed: 26\/12\/2018]. BERTEN DSP (2016) GPU vs FPGA performance comparison [Online] Available:http:\/\/www.bertendsp.com\/pdf\/whitepaper\/BWP001_GPU_vs_FPGA_Performance_Comparison_v1.0.pdf[Accessed: 26\/12\/2018]."},{"key":"e_1_3_2_1_8_1","first-page":"1","volume-title":"New York","author":"Luk C. K.","year":"2009"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.32"},{"volume-title":"ACM","year":"2018","author":"Agyeman Michael Opoku","key":"e_1_3_2_1_10_1"},{"key":"e_1_3_2_1_11_1","first-page":"1","volume-title":"European Conference on Parallel Processing","author":"Hermann E.","year":"2010"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-11454-5_15"},{"volume-title":"IEEE","year":"2017","author":"Phan Dao Manh","key":"e_1_3_2_1_13_1"},{"key":"e_1_3_2_1_14_1","unstructured":"Intel (2018) Intel Acceleration Stack for Intel Xeon CPU with FPGAs [Online] Available:https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/rn\/rn-ias-v1--1.pdf [Accessed: 26\/12\/2018]. Intel (2018) Intel Acceleration Stack for Intel Xeon CPU with FPGAs [Online] Available:https:\/\/www.intel.com\/content\/dam\/www\/programmable\/us\/en\/pdfs\/literature\/rn\/rn-ias-v1--1.pdf [Accessed: 26\/12\/2018]."},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.24"},{"key":"e_1_3_2_1_16_1","unstructured":"J. E. Stone D. Gohara and G. Shi \"OpenCL: A parallel programming standard for heterogenous computing systems\" Computing in science and engineering pp.1--2 2010. J. E. Stone D. Gohara and G. Shi \"OpenCL: A parallel programming standard for heterogenous computing systems\" Computing in science and engineering pp.1--2 2010."},{"key":"e_1_3_2_1_17_1","first-page":"1","article-title":"Simultaneous multiprocessing in a software-defined heterogeneous FPGA","author":"Nunez-Yanez J.","year":"2018","journal-title":"The Journal of Supercomputing"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723134"},{"volume-title":"Proceedings of the 2nd International Symposium on Computer Science and Intelligent Control. ACM","year":"2018","author":"Jasim Mahmood","key":"e_1_3_2_1_19_1"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/2400682.2400716"},{"key":"e_1_3_2_1_21_1","first-page":"1","volume-title":"Lund","author":"Agyeman M. O.","year":"2011"},{"first-page":"205","volume-title":"MA, 2015","author":"Agyeman M. O.","key":"e_1_3_2_1_22_1"},{"key":"e_1_3_2_1_23_1","first-page":"1","volume-title":"International Society for Optics and Photonics","author":"Shirvaikar M.","year":"2009"},{"key":"e_1_3_2_1_24_1","unstructured":"Margarita Espinosa Jimenez Liliana and Michael Opoku Agyeman. \"A study of techniques to increase Instruction Level Parallelism.\" (2018). Margarita Espinosa Jimenez Liliana and Michael Opoku Agyeman. \"A study of techniques to increase Instruction Level Parallelism.\" (2018)."},{"volume-title":"ACM","year":"2018","author":"Agyeman Michael Opoku","key":"e_1_3_2_1_25_1"},{"key":"e_1_3_2_1_26_1","unstructured":"NVIDIA\n\n \n (2018) Nvidia Titan RTX [Online] Available: https:\/\/www.nvidia.com\/en-gb\/titan\/titan-rtx\/[Accessed: 26\/12\/2018]. NVIDIA (2018) Nvidia Titan RTX [Online] Available: https:\/\/www.nvidia.com\/en-gb\/titan\/titan-rtx\/[Accessed: 26\/12\/2018]."},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","unstructured":"Ofori-Attah Emmanuel and Michael Opoku Agyeman. \"A survey of recent contributions of high performance NoC architectures.\" (2016). Ofori-Attah Emmanuel and Michael Opoku Agyeman. \"A survey of recent contributions of high performance NoC architectures.\" (2016).","DOI":"10.1109\/SAI.2017.8252226"},{"key":"e_1_3_2_1_28_1","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea7020008"},{"key":"e_1_3_2_1_29_1","first-page":"1","volume-title":"International Conference on Field-Programmable Technology (FPT)","author":"Meng P.","year":"2012"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00071"},{"key":"e_1_3_2_1_31_1","first-page":"4","volume-title":"ACM Computing Surveys (CSUR)","author":"Mittal S.","year":"2015"},{"key":"e_1_3_2_1_32_1","first-page":"33","article-title":"A study of recent contributions on simulation tools for Network-on-Chip (NoC)","volume":"3","author":"Alalaki Saleh","year":"2017","journal-title":"International Journal of Computer Systems4"},{"key":"e_1_3_2_1_33_1","first-page":"1","volume-title":"Texas Instruments Inc","author":"Hahn T.","year":"2015"},{"key":"e_1_3_2_1_34_1","first-page":"1","volume-title":"High Performance Extreme Computing Conference (HPEC)","author":"Kumar V.","year":"2015"},{"key":"e_1_3_2_1_35_1","unstructured":"XILINX\n\n \n (2018) DSP Solutions [Online] Available: https:\/\/www.xilinx.com\/products\/technology\/dsp.html[Accessed: 26\/12\/2018]. XILINX (2018) DSP Solutions [Online] Available: https:\/\/www.xilinx.com\/products\/technology\/dsp.html[Accessed: 26\/12\/2018]."}],"event":{"name":"ISCSIC 2019: 2019 3rd International Symposium on Computer Science and Intelligent Control","acronym":"ISCSIC 2019","location":"Amsterdam Netherlands"},"container-title":["Proceedings of the 2019 3rd International Symposium on Computer Science and Intelligent Control"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3386164.3386166","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,14]],"date-time":"2023-01-14T23:43:39Z","timestamp":1673739819000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3386164.3386166"}},"subtitle":["A Study"],"short-title":[],"issued":{"date-parts":[[2019,9,25]]},"references-count":35,"alternative-id":["10.1145\/3386164.3386166","10.1145\/3386164"],"URL":"https:\/\/doi.org\/10.1145\/3386164.3386166","relation":{},"subject":[],"published":{"date-parts":[[2019,9,25]]},"assertion":[{"value":"2020-06-06","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}