乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T09:36:40Z","timestamp":1725701800763},"publisher-location":"New York, NY, USA","reference-count":19,"publisher":"ACM","funder":[{"name":"NSF"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2020,8,10]]},"DOI":"10.1145\/3370748.3406557","type":"proceedings-article","created":{"date-parts":[[2020,8,7]],"date-time":"2020-08-07T16:10:32Z","timestamp":1596816632000},"page":"235-240","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":1,"title":["HIPE-MAGIC"],"prefix":"10.1145","author":[{"given":"Arash","family":"Fayyazi","sequence":"first","affiliation":[{"name":"University of Southern California"}]},{"given":"Amirhossein","family":"Esmaili","sequence":"additional","affiliation":[{"name":"University of Southern California"}]},{"given":"Massoud","family":"Pedram","sequence":"additional","affiliation":[{"name":"University of Southern California"}]}],"member":"320","published-online":{"date-parts":[[2020,8,10]]},"reference":[{"key":"e_1_3_2_2_1_1","doi-asserted-by":"crossref","unstructured":"R. Balasubramonian etal 2014. Near-data processing: Insights from a MICRO-46 workshop. IEEE Micro (2014). R. Balasubramonian et al. 2014. Near-data processing: Insights from a MICRO-46 workshop. IEEE Micro (2014).","DOI":"10.1109\/MM.2014.55"},{"key":"e_1_3_2_2_2_1","doi-asserted-by":"crossref","unstructured":"J. Borghetti etal 2010. 'Memristive' switches enable 'stateful' logic operations via material implication. Nature (2010). J. Borghetti et al. 2010. 'Memristive' switches enable 'stateful' logic operations via material implication. Nature (2010).","DOI":"10.1038\/nature08940"},{"volume-title":"ABC: An Academic Industrial-Strength Verification Tool. In Computer Aided Verification","year":"2010","author":"Brayton R.","key":"e_1_3_2_2_3_1"},{"key":"e_1_3_2_2_4_1","doi-asserted-by":"crossref","unstructured":"D. Fujiki etal 2018. In-memory data parallel processor. In ACM SIGPLAN Notices. D. Fujiki et al. 2018. In-memory data parallel processor. In ACM SIGPLAN Notices.","DOI":"10.1145\/3173162.3173171"},{"key":"e_1_3_2_2_5_1","doi-asserted-by":"crossref","unstructured":"M. Imani etal 2019. FloatPIM: In-memory Acceleration of Deep Neural Network Training with High Precision. In ISCA. M. Imani et al. 2019. FloatPIM: In-memory Acceleration of Deep Neural Network Training with High Precision. In ISCA.","DOI":"10.1145\/3307650.3322237"},{"key":"e_1_3_2_2_6_1","unstructured":"K. Korgaonkar etal 2019. The Bitlet Model: Defining a Litmus Test for the Bitwise Processing-in-Memory Paradigm. arXiv preprint arXiv:1910.10234 (2019). K. Korgaonkar et al. 2019. The Bitlet Model: Defining a Litmus Test for the Bitwise Processing-in-Memory Paradigm. arXiv preprint arXiv:1910.10234 (2019)."},{"key":"e_1_3_2_2_7_1","doi-asserted-by":"crossref","unstructured":"S. Kvatinsky etal 2011. Memristor-based IMPLY logic design procedure. In ICCD. S. Kvatinsky et al. 2011. Memristor-based IMPLY logic design procedure. In ICCD.","DOI":"10.1109\/ICCD.2011.6081389"},{"key":"e_1_3_2_2_8_1","doi-asserted-by":"crossref","unstructured":"S. Kvatinsky etal 2014. MAGIC-Memristor-Aided Logic. TCAS-II: Express Briefs (2014). S. Kvatinsky et al. 2014. MAGIC-Memristor-Aided Logic. TCAS-II: Express Briefs (2014).","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"e_1_3_2_2_9_1","doi-asserted-by":"crossref","unstructured":"S. Kvatinsky etal 2014. Memristor-Based Material Implication (IMPLY) Logic: Design Principles and Methodologies. IEEE Trans. VLSI Syst. (2014). S. Kvatinsky et al. 2014. Memristor-Based Material Implication (IMPLY) Logic: Design Principles and Methodologies. IEEE Trans. VLSI Syst. (2014).","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"e_1_3_2_2_10_1","unstructured":"M. Lanza etal 2019. Recommended methods to study resistive switching devices. Advanced Electronic Materials (2019). M. Lanza et al. 2019. Recommended methods to study resistive switching devices. Advanced Electronic Materials (2019)."},{"key":"e_1_3_2_2_11_1","doi-asserted-by":"crossref","unstructured":"W. Lu etal 2011. Two-terminal resistive switches (memristors) for memory and logic applications. In ASP-DAC. W. Lu et al. 2011. Two-terminal resistive switches (memristors) for memory and logic applications. In ASP-DAC.","DOI":"10.1109\/ASPDAC.2011.5722187"},{"key":"e_1_3_2_2_12_1","doi-asserted-by":"crossref","unstructured":"A. Mishchenko etal 2011. Delay optimization using SOP balancing. In ICCAD. A. Mishchenko et al. 2011. Delay optimization using SOP balancing. In ICCAD.","DOI":"10.1109\/ICCAD.2011.6105357"},{"key":"e_1_3_2_2_13_1","doi-asserted-by":"crossref","unstructured":"M. O'Connor et al. 2017. Fine-Grained DRAM: Energy-Efficient DRAM for Extreme Bandwidth Systems. In MICRO. M. O'Connor et al. 2017. Fine-Grained DRAM: Energy-Efficient DRAM for Extreme Bandwidth Systems. In MICRO.","DOI":"10.1145\/3123939.3124545"},{"volume-title":"Willow: A User-Programmable SSD. In 11th USENIX Symposium on Operating Systems Design and Implementation (OSDI 14)","year":"2014","author":"Seshadri S.","key":"e_1_3_2_2_14_1"},{"key":"e_1_3_2_2_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"e_1_3_2_2_16_1","doi-asserted-by":"crossref","unstructured":"N. Talati etal 2016. Logic Design Within Memristive Memories Using Memristor-Aided loGIC (MAGIC). IEEE Trans. Nanotechnol. (2016). N. Talati et al. 2016. Logic Design Within Memristive Memories Using Memristor-Aided loGIC (MAGIC). IEEE Trans. Nanotechnol. (2016).","DOI":"10.1109\/TNANO.2016.2570248"},{"volume-title":"SAID: A Supergate-Aided Logic Synthesis Flow for Memristive Crossbars. In DATE.","year":"2019","author":"Tenace V.","key":"e_1_3_2_2_17_1"},{"key":"e_1_3_2_2_18_1","doi-asserted-by":"crossref","unstructured":"P. L. Thangkhiew and K. Datta. 2018. Scalable in-memory mapping of Boolean functions in memristive crossbar array using simulated annealing. Journal of Systems Architecture (2018). P. L. Thangkhiew and K. Datta. 2018. Scalable in-memory mapping of Boolean functions in memristive crossbar array using simulated annealing. Journal of Systems Architecture (2018).","DOI":"10.1109\/ISED.2018.8703986"},{"key":"e_1_3_2_2_19_1","doi-asserted-by":"crossref","unstructured":"W. A. Wulf and S. A. McKee. 1995. Hitting the memory wall: implications of the obvious. ACM SIGARCH computer architecture news (1995). W. A. Wulf and S. A. McKee. 1995. Hitting the memory wall: implications of the obvious. ACM SIGARCH computer architecture news (1995).","DOI":"10.1145\/216585.216588"}],"event":{"name":"ISLPED '20: ACM\/IEEE International Symposium on Low Power Electronics and Design","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE CAS"],"location":"Boston Massachusetts","acronym":"ISLPED '20"},"container-title":["Proceedings of the ACM\/IEEE International Symposium on Low Power Electronics and Design"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3370748.3406557","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,12]],"date-time":"2023-01-12T02:55:50Z","timestamp":1673492150000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3370748.3406557"}},"subtitle":["a technology-aware synthesis and mapping flow for highly parallel execution of memristor-aided LoGIC"],"short-title":[],"issued":{"date-parts":[[2020,8,10]]},"references-count":19,"alternative-id":["10.1145\/3370748.3406557","10.1145\/3370748"],"URL":"https:\/\/doi.org\/10.1145\/3370748.3406557","relation":{},"subject":[],"published":{"date-parts":[[2020,8,10]]},"assertion":[{"value":"2020-08-10","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}