{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T20:59:23Z","timestamp":1730321963908,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":91,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,9,30]],"date-time":"2019-09-30T00:00:00Z","timestamp":1569801600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,9,30]]},"DOI":"10.1145\/3357526.3357554","type":"proceedings-article","created":{"date-parts":[[2019,11,6]],"date-time":"2019-11-06T14:25:56Z","timestamp":1573050356000},"page":"19-32","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["A computation-in-memory accelerator based on resistive devices"],"prefix":"10.1145","author":[{"given":"Hoang Anh Du","family":"Nguyen","sequence":"first","affiliation":[{"name":"Delft University of Technology, Delft, The Netherlands"}]},{"given":"Jintao","family":"Yu","sequence":"additional","affiliation":[{"name":"Delft University of Technology, Delft, The Netherlands"}]},{"given":"Muath Abu","family":"Lebdeh","sequence":"additional","affiliation":[{"name":"Delft University of Technology, Delft, The Netherlands"}]},{"given":"Mottaqiallah","family":"Taouil","sequence":"additional","affiliation":[{"name":"Delft University of Technology, Delft, The Netherlands"}]},{"given":"Said","family":"Hamdioui","sequence":"additional","affiliation":[{"name":"Delft University of Technology, Delft, The Netherlands"}]}],"member":"320","published-online":{"date-parts":[[2019,9,30]]},"reference":[{"volume-title":"Berkeley EECS Annual Research Symposium (BEARS), College of Engineering, UC Berkeley, US.","year":"2006","author":"Patterson David A","key":"e_1_3_2_1_1_1"},{"key":"e_1_3_2_1_2_1","unstructured":"ITRS. 2010. ITRS ERD report. http:\/\/www.itrs.net. ITRS. 2010. ITRS ERD report. http:\/\/www.itrs.net."},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"crossref","unstructured":"Said Hamdioui et al. 2015. Memristor based computation-in-memory architecture for data-intensive applications. In DATE. IEEE. Said Hamdioui et al. 2015. Memristor based computation-in-memory architecture for data-intensive applications. In DATE . IEEE.","DOI":"10.7873\/DATE.2015.1136"},{"volume-title":"Automation & Test in Europe Conference & Exhibition (DATE). IEEE, 427--432","author":"Pierre-Emmanuel","key":"e_1_3_2_1_4_1"},{"key":"e_1_3_2_1_5_1","first-page":"4","article-title":"Resistive gp-simd processing-in-memory","volume":"12","author":"Amir Morad","year":"2016","journal-title":"ACM Transactions on Architecture and Code Optimization (TACO)"},{"volume-title":"Design Automation Conference (DAC)","year":"2016","author":"Shuangchen","key":"e_1_3_2_1_6_1"},{"key":"e_1_3_2_1_7_1","unstructured":"J Joshua Yang et al. 2013. Memristive devices for computing. Nat. Nano. J Joshua Yang et al . 2013. Memristive devices for computing. Nat. Nano."},{"key":"e_1_3_2_1_8_1","unstructured":"Manuel Le Gallo etal 2017. Mixed-precision memcomputing. arXiv preprint arXiv:1701.04279. Manuel Le Gallo et al. 2017. Mixed-precision memcomputing. arXiv preprint arXiv:1701.04279."},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"crossref","unstructured":"Hoang Anh Du Nguyen etal 2015. Computation-in-memory based parallel adder. In NANOARCH. IEEE. Hoang Anh Du Nguyen et al. 2015. Computation-in-memory based parallel adder. In NANOARCH . IEEE.","DOI":"10.1109\/NANOARCH.2015.7180587"},{"volume-title":"High Performance Computing & Simulation (HPCS), 2016 International Conference on. IEEE, 759--766","author":"Adib","key":"e_1_3_2_1_10_1"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"crossref","unstructured":"Leonid Yavits et al. 2015. Resistive associative processor. CAL. Leonid Yavits et al. 2015. Resistive associative processor. CAL .","DOI":"10.1109\/LCA.2014.2374597"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2011.2167489"},{"key":"e_1_3_2_1_13_1","unstructured":"Ligang Gao et al. 2013. Programmable cmos\/memristor threshold logic. TNANO. Ligang Gao et al. 2013. Programmable cmos\/memristor threshold logic. TNANO ."},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"crossref","unstructured":"E Linn et al. 2012. Beyond von neumann\u00e2\u0103t'logic operations in passive crossbar arrays alongside memory operations. Nanotechnology. E Linn et al. 2012. Beyond von neumann\u00e2\u0103t'logic operations in passive crossbar arrays alongside memory operations. Nanotechnology .","DOI":"10.1088\/0957-4484\/23\/30\/305205"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"crossref","unstructured":"Shahar Kvatinsky et al. 2014. Memristor-based material implication (imply) logic: design principles and methodologies. TVLSI. Shahar Kvatinsky et al . 2014. Memristor-based material implication (imply) logic: design principles and methodologies. TVLSI .","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"e_1_3_2_1_16_1","first-page":"1151","article-title":"A novel design and modeling paradigm for memristor-based crossbar circuits","volume":"11","author":"Ioannis Vourkas","year":"2012","journal-title":"Nanotechnology"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"crossref","unstructured":"Shahar Kvatinsky et al. 2012. Mrl memristor ratioed logic. In CNNA. IEEE. Shahar Kvatinsky et al. 2012. Mrl memristor ratioed logic. In CNNA . IEEE.","DOI":"10.1109\/CNNA.2012.6331426"},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"crossref","unstructured":"Lei Xie et al. 2016. Boolean logic gate exploration for memristor crossbar. In DTIS. IEEE. Lei Xie et al. 2016. Boolean logic gate exploration for memristor crossbar. In DTIS . IEEE.","DOI":"10.1109\/DTIS.2016.7483889"},{"volume-title":"Proceedings of the 52nd Annual Design Automation Conference. ACM, 47","author":"Ying","key":"e_1_3_2_1_19_1"},{"volume-title":"IEEE Computer Society Annual Symposium on VLSI. IEEE, 1--6.","year":"2017","author":"L. Xie","key":"e_1_3_2_1_20_1"},{"volume-title":"Very Large Scale Integration (VLSI-SoC), 2017 IFIP\/IEEE International Conference on. IEEE, 1--10","author":"Du HA","key":"e_1_3_2_1_21_1"},{"key":"e_1_3_2_1_22_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","unstructured":"Julien Borghetti et al. 2010. Memristive switches enable stateful logic operations via material implication. Nature 464 7290 873--876. Julien Borghetti et al . 2010. Memristive switches enable stateful logic operations via material implication. Nature 464 7290 873--876.","DOI":"10.1038\/nature08940"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"crossref","unstructured":"Virat Agarwal et al. 2010. Scalable graph exploration on multicore processors. In SC. ACM. Virat Agarwal et al. 2010. Scalable graph exploration on multicore processors. In SC. ACM.","DOI":"10.1109\/SC.2010.46"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"crossref","unstructured":"Jerry Chou et al. 2011. Parallel index and query for large scale data analysis. In SC. ACM. Jerry Chou et al. 2011. Parallel index and query for large scale data analysis. In SC. ACM.","DOI":"10.1145\/2063384.2063424"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"crossref","unstructured":"Anne Siemon et al. 2014. Simulation of tao x-based complementary resistive switches by a physics-based memristive model. In ISCAS. IEEE. Anne Siemon et al. 2014. Simulation of tao x-based complementary resistive switches by a physics-based memristive model. In ISCAS . IEEE.","DOI":"10.1109\/ISCAS.2014.6865411"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"crossref","unstructured":"Feng Miao et al. 2011. Anatomy of a nanoscale conduction channel reveals the mechanism of a high-performance memristor. Advanced Materials. Feng Miao et al . 2011. Anatomy of a nanoscale conduction channel reveals the mechanism of a high-performance memristor. Advanced Materials.","DOI":"10.1002\/adma.201103379"},{"key":"e_1_3_2_1_28_1","unstructured":"Nanoscale Integration et al. 2006. Predictive transistor model. http:\/\/ptm.asu.edu\/. Nanoscale Integration et al. 2006. Predictive transistor model. http:\/\/ptm.asu.edu\/."},{"volume-title":"Design Automation Conference (ASP-DAC)","year":"2012","author":"Meng-Fan","key":"e_1_3_2_1_29_1"},{"volume-title":"Proceedings of the 8th ACM International Conference on Computing Frontiers. ACM, 33","author":"Shruti","key":"e_1_3_2_1_30_1"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2579671"},{"volume-title":"Low Power Electronics and Design, 2003. ISLPED'03. Proceedings of the 2003 International Symposium on. IEEE, 6--9.","author":"Chris","key":"e_1_3_2_1_32_1"},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2434872"},{"volume-title":"Solid-State Circuits Conference Digest of Technical Papers (ISSCC)","year":"2012","author":"Youngdon","key":"e_1_3_2_1_34_1"},{"volume-title":"Solid-State Circuits Conference Digest of Technical Papers (ISSCC)","year":"2014","author":"Richard","key":"e_1_3_2_1_35_1"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280296"},{"volume-title":"2011 Proceedings of the 9th International Conference on. IEEE, 325--334","author":"Jason Chun","key":"e_1_3_2_1_37_1"},{"key":"e_1_3_2_1_38_1","first-page":"4","article-title":"Phase-change random access memory: a scalable technology","volume":"52","author":"Simone Raoux","year":"2008","journal-title":"IBM Journal of Research and Development"},{"key":"e_1_3_2_1_39_1","first-page":"52","article-title":"Scalable spin-transfer torque ram technology for normally-off computing","volume":"1","author":"Kawahara Takayuki","year":"2010","journal-title":"IEEE Design and Test of Computers"},{"volume-title":"Proceedings of the 2015 Design, Automation & Test in Europe Conference & Exhibition. EDA Consortium, 1437--1442","author":"Zoha","key":"e_1_3_2_1_40_1"},{"key":"e_1_3_2_1_41_1","first-page":"3","article-title":"Phase-change memory: an architectural perspective","volume":"45","author":"Omer Zilberberg","year":"2013","journal-title":"ACM Computing Surveys (CSUR)"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"crossref","unstructured":"Benjamin C Lee etal 2009. Architecting phase change memory as a scalable dram alternative. In ACM SIGARCH Computer Architecture News number 3. Volume 37. ACM 2--13. Benjamin C Lee et al. 2009. Architecting phase change memory as a scalable dram alternative. In ACM SIGARCH Computer Architecture News number 3. Volume 37. ACM 2--13.","DOI":"10.1145\/1555815.1555758"},{"key":"e_1_3_2_1_43_1","doi-asserted-by":"crossref","unstructured":"Stamatis Vassiliadis et al. 2004. The molen polymorphic processor. IEEE transactions on computers 53 11 1363--1375. Stamatis Vassiliadis et al. 2004. The molen polymorphic processor. IEEE transactions on computers 53 11 1363--1375.","DOI":"10.1109\/TC.2004.104"},{"volume-title":"Embedded and Ubiquitous Computing (EUC), 2014 12th IEEE International Conference on. IEEE, 138--145","author":"Razvan","key":"e_1_3_2_1_44_1"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1145\/2872887.2750386"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2016.2577557"},{"volume-title":"Annual Symposium on Combinatorial Pattern Matching. Springer, 50--61","author":"Gary","key":"e_1_3_2_1_47_1"},{"volume-title":"Parallel Distributed and Grid Computing (PDGC), 2012 2nd IEEE International Conference on. IEEE, 230--235","author":"Pawel","key":"e_1_3_2_1_48_1"},{"volume-title":"Computer Architecture (ISCA), 2011 38th Annual International Symposium on. IEEE, 365--376","author":"Hadi","key":"e_1_3_2_1_49_1"},{"volume-title":"Workshop on Mixing Logic and DRAM, held at the 24th International Symposium on Computer Architecture.","author":"Tadaaki","key":"e_1_3_2_1_50_1"},{"volume-title":"Proceedings of the 3rd conference on Computing frontiers. ACM, 313--320","author":"Allan","key":"e_1_3_2_1_51_1"},{"key":"e_1_3_2_1_52_1","first-page":"1","article-title":"On the nature of cache miss behavior: is it\u00e2\u00cd\u017e 2","volume":"10","author":"Allan Hartstein","year":"2008","journal-title":"The Journal of Instruction-Level Parallelism"},{"volume-title":"Circuits and Systems (LASCAS), 2013 IEEE Fourth Latin American Symposium on. IEEE, 1--4.","author":"Cristina","key":"e_1_3_2_1_53_1"},{"volume-title":"Computer Design, 2007. ICCD 2007. 25th International Conference on. IEEE, 560--567","author":"Anish","key":"e_1_3_2_1_54_1"},{"volume-title":"Device Research Conference","year":"2003","author":"David","key":"e_1_3_2_1_55_1"},{"key":"e_1_3_2_1_56_1","unstructured":"S Thoziyoor et al. 2008. Cacti 5.3. HP Laboratories Palo Alto CA. S Thoziyoor et al. 2008. Cacti 5.3. HP Laboratories Palo Alto CA."},{"volume-title":"Proceedings of 25th International Conference on Very Large Data Bases, September 7--10, 1999","year":"1999","author":"Anastassia","key":"e_1_3_2_1_57_1"},{"volume-title":"Proceedings of the 1994 ACM\/IEEE conference on Supercomputing. IEEE Computer Society Press, 255--264","author":"Leonidas","key":"e_1_3_2_1_58_1"},{"volume-title":"Workload Characterization, 2006 IEEE International Symposium on. IEEE, 51--60","author":"Friman","key":"e_1_3_2_1_59_1"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"crossref","unstructured":"Mark Woh et al. 2009. Anysp: anytime anywhere anyway signal processing. In ACM SIGARCH Computer Architecture News number 3. Volume 37. ACM 128--139. Mark Woh et al. 2009. Anysp: anytime anywhere anyway signal processing. In ACM SIGARCH Computer Architecture News number 3. Volume 37. ACM 128--139.","DOI":"10.1145\/1555815.1555773"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"crossref","unstructured":"Chi-Keung Luk etal 2005. Pin: building customized program analysis tools with dynamic instrumentation. In Acm sigplan notices number 6. Volume 40. ACM 190--200. Chi-Keung Luk et al. 2005. Pin: building customized program analysis tools with dynamic instrumentation. In Acm sigplan notices number 6. Volume 40. ACM 190--200.","DOI":"10.1145\/1064978.1065034"},{"key":"e_1_3_2_1_62_1","unstructured":"I. Ashraf et al. 2014. MCProf: Memory and Communication Profiler. Technical Report Computer Engineering Lab CE-TR-2014-02. Delft University of Technology Delft Netherlands. I. Ashraf et al. 2014. MCProf: Memory and Communication Profiler. Technical Report Computer Engineering Lab CE-TR-2014-02. Delft University of Technology Delft Netherlands."},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCC-CSS-ICESS.2015.166"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669172"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"e_1_3_2_1_66_1","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"volume-title":"XVIII Simp\u00f3sio em Sistemas Computacionais de Alto Desempenho-WSCAD.","author":"Santana Aline","key":"e_1_3_2_1_67_1"},{"volume-title":"Automation & Test in Europe Conference & Exhibition (DATE)","year":"2016","author":"Marco","key":"e_1_3_2_1_68_1"},{"volume-title":"Parallel and Distributed Processing Symposium., Proceedings International, IPDPS","year":"2002","author":"Brian","key":"e_1_3_2_1_69_1"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.80"},{"volume-title":"2016 24th Euromicro International Conference on. IEEE, 388--392","author":"Paulo","key":"e_1_3_2_1_71_1"},{"key":"e_1_3_2_1_72_1","unstructured":"Bruce Schneier. 2007. Applied cryptography: protocols algorithms and source code in C. john wiley & sons. Bruce Schneier. 2007. Applied cryptography: protocols algorithms and source code in C . john wiley & sons."},{"key":"e_1_3_2_1_73_1","doi-asserted-by":"crossref","unstructured":"Kimberly Keeton et al. 1998. Performance characterization of a quad pentium pro smp using oltp workloads. In ACM SIGARCH Computer Architecture News number 3. Volume 26. IEEE Computer Society 15--26. Kimberly Keeton et al. 1998. Performance characterization of a quad pentium pro smp using oltp workloads. In ACM SIGARCH Computer Architecture News number 3. Volume 26. IEEE Computer Society 15--26.","DOI":"10.1145\/279361.279364"},{"key":"e_1_3_2_1_74_1","unstructured":"Transaction Processing Performance Council. 2015. Tpc-h a decision support benchmark. (2015). Transaction Processing Performance Council. 2015. Tpc-h a decision support benchmark. (2015)."},{"volume-title":"Proceedings of the Conference on Design, Automation & Test in Europe. European Design and Automation Association, 710--715","author":"Paulo","key":"e_1_3_2_1_75_1"},{"key":"e_1_3_2_1_76_1","unstructured":"Linux. 2015. Perl linux. https:\/\/perf.wiki.kernel.org. Linux. 2015. Perl linux. https:\/\/perf.wiki.kernel.org."},{"key":"e_1_3_2_1_77_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2690571"},{"key":"e_1_3_2_1_78_1","unstructured":"Jintao Yu et al. 2018. Memristive devices for computation-in-memory. In Design Automation and Test in Europe DATE. Jintao Yu et al. 2018. Memristive devices for computation-in-memory. In Design Automation and Test in Europe DATE."},{"volume-title":"Proceedings of 2010 IEEE International Symposium on. IEEE","author":"Dmitri","key":"e_1_3_2_1_79_1"},{"volume-title":"Proceedings of the 2012 ACM international symposium on International Symposium on Physical Design. ACM, 33--40","author":"Tim Kwang-Ting","key":"e_1_3_2_1_80_1"},{"volume-title":"Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture. ACM, 273--287","author":"Vivek","key":"e_1_3_2_1_81_1"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2015.2388587"},{"volume-title":"IEEE International Conference on the, IEEE, 1--5.","author":"Ben Rotem","key":"e_1_3_2_1_83_1"},{"volume-title":"CMOS Variability (VARI), 2014 5th European Workshop on. IEEE, 1--6.","author":"Peyman","key":"e_1_3_2_1_84_1"},{"volume-title":"Test Conference (ITC)","year":"2013","author":"Amirali","key":"e_1_3_2_1_85_1"},{"key":"e_1_3_2_1_86_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2215121"},{"volume-title":"Electron Devices Meeting (IEDM)","year":"2015","author":"C","key":"e_1_3_2_1_87_1"},{"key":"e_1_3_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123986"},{"key":"e_1_3_2_1_89_1","first-page":"7708","article-title":"Equivalent-accuracy accelerated neural-network training using analogue memory","volume":"558","author":"Stefano Ambrogio","year":"2018","journal-title":"Nature"},{"key":"e_1_3_2_1_90_1","first-page":"1","article-title":"Analogue signal and image processing with large memristor crossbars","volume":"1","author":"Can Li","year":"2018","journal-title":"Nature Electronics"},{"key":"e_1_3_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1117\/1.602060"}],"event":{"name":"MEMSYS '19: The International Symposium on Memory Systems","acronym":"MEMSYS '19","location":"Washington District of Columbia USA"},"container-title":["Proceedings of the International Symposium on Memory Systems"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3357526.3357554","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,12]],"date-time":"2023-01-12T19:58:42Z","timestamp":1673553522000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3357526.3357554"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,9,30]]},"references-count":91,"alternative-id":["10.1145\/3357526.3357554","10.1145\/3357526"],"URL":"https:\/\/doi.org\/10.1145\/3357526.3357554","relation":{},"subject":[],"published":{"date-parts":[[2019,9,30]]},"assertion":[{"value":"2019-09-30","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}