乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T20:59:02Z","timestamp":1730321942394,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":49,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,10,12]],"date-time":"2020-10-12T00:00:00Z","timestamp":1602460800000},"content-version":"vor","delay-in-days":366,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CCF-1629450"],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"CRISP, one of six centers in JUMP, a Semiconductor Research Corporation (SRC) program sponsored by MARCO and DARPA"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,10,12]]},"DOI":"10.1145\/3352460.3358324","type":"proceedings-article","created":{"date-parts":[[2019,10,11]],"date-time":"2019-10-11T15:16:45Z","timestamp":1570807005000},"page":"87-99","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":22,"title":["eAP"],"prefix":"10.1145","author":[{"given":"Elaheh","family":"Sadredini","sequence":"first","affiliation":[{"name":"University of Virginia"}]},{"given":"Reza","family":"Rahimi","sequence":"additional","affiliation":[{"name":"University of Virginia"}]},{"given":"Vaibhav","family":"Verma","sequence":"additional","affiliation":[{"name":"University of Virginia"}]},{"given":"Mircea","family":"Stan","sequence":"additional","affiliation":[{"name":"University of Virginia"}]},{"given":"Kevin","family":"Skadron","sequence":"additional","affiliation":[{"name":"University of Virginia"}]}],"member":"320","published-online":{"date-parts":[[2019,10,12]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"Intel. 2017. [n. d.]. Cache Allocation Technology. https:\/\/software.intel.com\/en-us\/articles\/introduction-to-cache-allocation-technology. Intel. 2017. [n. d.]. Cache Allocation Technology. https:\/\/software.intel.com\/en-us\/articles\/introduction-to-cache-allocation-technology."},{"key":"e_1_3_2_1_2_1","unstructured":"Aditya Agrawal. 2014. REFRESH REDUCTION IN DYNAMIC MEMORIES. Ph.D. Dissertation. University of Illinois at Urbana-Champaign. Aditya Agrawal. 2014. REFRESH REDUCTION IN DYNAMIC MEMORIES. Ph.D. Dissertation. University of Illinois at Urbana-Champaign."},{"key":"e_1_3_2_1_3_1","unstructured":"Amogh Agrawal Akhilesh Jaiswal Bing Han Gopalakrishnan Srinivasan and Kaushik Roy. 2018. Xcel-RAM: Accelerating Binary Neural Networks in High-Throughput SRAM Compute Arrays. arXiv preprint arXiv:1807.00343 (2018). Amogh Agrawal Akhilesh Jaiswal Bing Han Gopalakrishnan Srinivasan and Kaushik Roy. 2018. Xcel-RAM: Accelerating Binary Neural Networks in High-Throughput SRAM Compute Arrays. arXiv preprint arXiv:1807.00343 (2018)."},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2375204"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2008.4636093"},{"key":"e_1_3_2_1_6_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2009.5413127"},{"key":"e_1_3_2_1_7_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00068"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1109\/BigData.2016.7840617"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469239"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2168729"},{"key":"e_1_3_2_1_11_1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2128150"},{"key":"e_1_3_2_1_12_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746418"},{"key":"e_1_3_2_1_13_1","unstructured":"Computer Sciences Corporation. 2012. Big Data Universe Beginning to Explode. http:\/\/www.csc.com\/insights\/flxwd\/78931-big_data_universe_beginning_to_explode. Computer Sciences Corporation. 2012. Big Data Universe Beginning to Explode. http:\/\/www.csc.com\/insights\/flxwd\/78931-big_data_universe_beginning_to_explode."},{"key":"e_1_3_2_1_14_1","article-title":"An efficient and scalable semiconductor architecture for parallel automata processing. Parallel and Distributed Systems","volume":"25","author":"Dlugosch Paul","year":"2014","journal-title":"IEEE Transactions on"},{"key":"e_1_3_2_1_15_1","unstructured":"DNV GL. 2016. Are you able to leverage big data to boost your productivity and value creation? https:\/\/www.dnvgl.com\/assurance\/viewpoint\/viewpoint-surveys\/big-data.html. DNV GL. 2016. Are you able to leverage big data to boost your productivity and value creation? https:\/\/www.dnvgl.com\/assurance\/viewpoint\/viewpoint-surveys\/big-data.html."},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830809"},{"key":"e_1_3_2_1_17_1","unstructured":"Victor Mikhaylovich Glushkov. 1961. The abstract theory of automata. Russian Mathematical Surveys (1961). Victor Mikhaylovich Glushkov. 1961. The abstract theory of automata. Russian Mathematical Surveys (1961)."},{"key":"e_1_3_2_1_18_1","doi-asserted-by":"publisher","DOI":"10.5555\/3195638.3195692"},{"key":"e_1_3_2_1_19_1","unstructured":"Linley Gwennap. 2014. New Chip Speeds NFA Processing Using DRAM Architectures. In In Microprocessor Report. Linley Gwennap. 2014. New Chip Speeds NFA Processing Using DRAM Architectures. In In Microprocessor Report."},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2014.10"},{"key":"e_1_3_2_1_21_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757412"},{"key":"e_1_3_2_1_22_1","unstructured":"Zoran Jaksic. 2015. Cache memory design in the FinFET era. Ph.D. Dissertation. Universitat Polit\u00e8cnica de Catalunya. Zoran Jaksic. 2015. Cache memory design in the FinFET era. Ph.D. Dissertation. Universitat Polit\u00e8cnica de Catalunya."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378657"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2017.8279779"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337202"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt.2011.0066"},{"key":"e_1_3_2_1_27_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.231"},{"volume-title":"Architectural Support for Efficient Large-Scale Automata Processing. In 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO). IEEE.","year":"2018","author":"Liu Hongyuan","key":"e_1_3_2_1_28_1"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196089"},{"key":"e_1_3_2_1_30_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.49"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea3020054"},{"key":"e_1_3_2_1_32_1","unstructured":"Micron. [n. d.]. RLDRAM Memory. https:\/\/www.micron.com\/products\/dram\/rldram-memory. Micron. [n. d.]. RLDRAM Memory. https:\/\/www.micron.com\/products\/dram\/rldram-memory."},{"key":"e_1_3_2_1_33_1","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2014.51"},{"key":"e_1_3_2_1_34_1","doi-asserted-by":"publisher","DOI":"10.1145\/3219819.3219889"},{"key":"e_1_3_2_1_35_1","doi-asserted-by":"crossref","unstructured":"Elaheh Sadredini Reza Rahimi Vaibhav Verma Mircea Stan and Kevin Skadron. 2019. Scalable and Efficient in-Memory Interconnect Architecture for Automata Processing. IEEE Computer Architecture Letters (2019). Elaheh Sadredini Reza Rahimi Vaibhav Verma Mircea Stan and Kevin Skadron. 2019. Scalable and Efficient in-Memory Interconnect Architecture for Automata Processing. IEEE Computer Architecture Letters (2019).","DOI":"10.1109\/LCA.2019.2909870"},{"key":"e_1_3_2_1_36_1","doi-asserted-by":"publisher","DOI":"10.1145\/3079079.3079084"},{"volume-title":"Cache Automaton. In Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO-50)","year":"2017","author":"Subramaniyan Arun","key":"e_1_3_2_1_37_1"},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICDE.2016.7498263"},{"key":"e_1_3_2_1_39_1","doi-asserted-by":"publisher","DOI":"10.1109\/EEEI.2012.6377022"},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-41321-1_11"},{"key":"e_1_3_2_1_41_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00069"},{"key":"e_1_3_2_1_42_1","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2016.7581271"},{"volume-title":"2016 International Conference on. IEEE, 1--3.","year":"2016","author":"Wang Ke","key":"e_1_3_2_1_43_1"},{"key":"e_1_3_2_1_44_1","unstructured":"Ke Wang Elaheh Sadredini and Kevin Skadron. [n. d.]. Hierarchical Pattern Mining with the Micron Automata Processor. International Journal of Parallel Programming (IJPP). Ke Wang Elaheh Sadredini and Kevin Skadron. [n. d.]. Hierarchical Pattern Mining with the Micron Automata Processor. International Journal of Parallel Programming (IJPP)."},{"volume-title":"Sequential Pattern Mining with the Micron Automata Processor. In ACM International Conference on Computing Frontiers.","year":"2016","author":"Wang Ke","key":"e_1_3_2_1_45_1"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1016\/j.nima.2016.06.119"},{"key":"e_1_3_2_1_47_1","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056759"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2252652"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"publisher","DOI":"10.18130\/V33970"}],"event":{"name":"MICRO '52: The 52nd Annual IEEE\/ACM International Symposium on Microarchitecture","sponsor":["SIGMICRO ACM Special Interest Group on Microarchitectural Research and Processing","IEEE CS"],"location":"Columbus OH USA","acronym":"MICRO '52"},"container-title":["Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3352460.3358324","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3352460.3358324","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,11]],"date-time":"2023-01-11T19:55:20Z","timestamp":1673466920000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3352460.3358324"}},"subtitle":["A Scalable and Efficient In-Memory Accelerator for Automata Processing"],"short-title":[],"issued":{"date-parts":[[2019,10,12]]},"references-count":49,"alternative-id":["10.1145\/3352460.3358324","10.1145\/3352460"],"URL":"https:\/\/doi.org\/10.1145\/3352460.3358324","relation":{},"subject":[],"published":{"date-parts":[[2019,10,12]]},"assertion":[{"value":"2019-10-12","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}