乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,30]],"date-time":"2024-10-30T20:45:44Z","timestamp":1730321144789,"version":"3.28.0"},"publisher-location":"New York, NY, USA","reference-count":102,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,2]],"date-time":"2019-06-02T00:00:00Z","timestamp":1559433600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,2]]},"DOI":"10.1145\/3316781.3323476","type":"proceedings-article","created":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T14:07:13Z","timestamp":1558620433000},"page":"1-4","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":29,"title":["Enabling Practical Processing in and near Memory for Data-Intensive Computing"],"prefix":"10.1145","author":[{"given":"Onur","family":"Mutlu","sequence":"first","affiliation":[{"name":"ETH Z\u00fcrich and Carnegie Mellon University"}]},{"given":"Saugata","family":"Ghose","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}]},{"given":"Juan","family":"G\u00f3mez-Luna","sequence":"additional","affiliation":[{"name":"ETH Z\u00fcrich"}]},{"given":"Rachata","family":"Ausavarungnirun","sequence":"additional","affiliation":[{"name":"Carnegie Mellon University"}]}],"member":"320","published-online":{"date-parts":[[2019,6,2]]},"reference":[{"key":"e_1_3_2_1_1_1","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291026"},{"key":"e_1_3_2_1_2_1","doi-asserted-by":"crossref","unstructured":"S. Aga etal 2017. Compute Caches. In HPCA. S. Aga et al. 2017. Compute Caches. In HPCA.","DOI":"10.1109\/HPCA.2017.21"},{"key":"e_1_3_2_1_3_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750385"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750397"},{"volume-title":"Shouji: A Fast and Efficient Pre-Alignment Filter for Sequence Alignment. Bioinformatics","year":"2019","author":"Alser M.","key":"e_1_3_2_1_6_1"},{"volume-title":"GateKeeper: A New Hardware Architecture for Accelerating Pre-Alignment in DNA Short Read Mapping. Bioinformatics","year":"2017","author":"Alser M.","key":"e_1_3_2_1_7_1"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1145\/2723372.2764942"},{"key":"e_1_3_2_1_9_1","doi-asserted-by":"publisher","DOI":"10.1145\/3173162.3173177"},{"key":"e_1_3_2_1_10_1","doi-asserted-by":"crossref","unstructured":"A. Boroumand etal 2019. CoNDA: Enabling Efficient Near-Data Accelerator Communication by Optimizing Data Movement. In ISCA. A. Boroumand et al. 2019. CoNDA: Enabling Efficient Near-Data Accelerator Communication by Optimizing Data Movement. In ISCA.","DOI":"10.1145\/3307650.3322266"},{"volume-title":"LazyPIM: An Efficient Cache Coherence Mechanism for Processing-in-Memory. CAL","year":"2016","author":"Boroumand A.","key":"e_1_3_2_1_11_1"},{"key":"e_1_3_2_1_13_1","doi-asserted-by":"crossref","unstructured":"K. K. Chang etal 2016. Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM. In HPCA. K. K. Chang et al. 2016. Low-Cost Inter-Linked Subarrays (LISA): Enabling Fast Inter-Subarray Data Movement in DRAM. In HPCA.","DOI":"10.1109\/HPCA.2016.7446095"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.13"},{"key":"e_1_3_2_1_15_1","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196029"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514197"},{"key":"e_1_3_2_1_17_1","doi-asserted-by":"publisher","DOI":"10.1109\/54.748803"},{"key":"e_1_3_2_1_18_1","unstructured":"D. G. Elliott etal 1992. Computational RAM: A Memory-SIMD Hybrid and Its Application to DSP. In CICC. D. G. Elliott et al. 1992. Computational RAM: A Memory-SIMD Hybrid and Its Application to DSP. In CICC."},{"volume-title":"Farmahini-Farahani et al","year":"2015","author":"A.","key":"e_1_3_2_1_19_1"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.22"},{"volume-title":"HRL: Efficient and Flexible Reconfigurable Logic for Near-Data Processing. In HPCA.","year":"2016","author":"Gao M.","key":"e_1_3_2_1_21_1"},{"key":"e_1_3_2_1_22_1","unstructured":"S. Ghose etal 2018. Enabling the Adoption of Processing-in-Memory: Challenges Mechanisms Future Research Directions. arXiv:1802.00320 {cs:AR}. S. Ghose et al. 2018. Enabling the Adoption of Processing-in-Memory: Challenges Mechanisms Future Research Directions. arXiv:1802.00320 {cs:AR}."},{"key":"e_1_3_2_1_23_1","doi-asserted-by":"crossref","unstructured":"S. Ghose etal 2019. The Processing-in-Memory Paradigm: Mechanisms to Enable Adoption. In Beyond-CMOS Technologies for Next Generation Computer Design. S. Ghose et al. 2019. The Processing-in-Memory Paradigm: Mechanisms to Enable Adoption. In Beyond-CMOS Technologies for Next Generation Computer Design.","DOI":"10.1007\/978-3-319-90385-9_5"},{"key":"e_1_3_2_1_24_1","doi-asserted-by":"publisher","DOI":"10.1109\/2.375174"},{"key":"e_1_3_2_1_25_1","doi-asserted-by":"publisher","DOI":"10.1145\/3077136.3080789"},{"key":"e_1_3_2_1_26_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.23"},{"key":"e_1_3_2_1_27_1","unstructured":"Q. Guo etal 2014. 3D-Stacked Memory-Side Acceleration: Accelerator and System Design. In WoNDP. Q. Guo et al. 2014. 3D-Stacked Memory-Side Acceleration: Accelerator and System Design. In WoNDP."},{"volume-title":"Optical Image Encryption Based on XOR Operations. SPIE OE","year":"1999","author":"Han J.-W.","key":"e_1_3_2_1_28_1"},{"key":"e_1_3_2_1_29_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.46"},{"volume-title":"Continuous Runahead: Transparent Hardware Acceleration for Memory Intensive Workloads. In MICRO.","year":"2016","author":"Hashemi M.","key":"e_1_3_2_1_30_1"},{"key":"e_1_3_2_1_31_1","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818952"},{"key":"e_1_3_2_1_32_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.27"},{"volume-title":"Memory: Challenges, Mechanisms, Evaluation. In ICCD.","year":"2016","author":"Hsieh K.","key":"e_1_3_2_1_33_1"},{"key":"e_1_3_2_1_34_1","unstructured":"Hybrid Memory Cube Consortium. 2013. HMC Specification 1.1. Hybrid Memory Cube Consortium. 2013. HMC Specification 1.1."},{"key":"e_1_3_2_1_35_1","unstructured":"Hybrid Memory Cube Consortium. 2014. HMC Specification 2.0. Hybrid Memory Cube Consortium. 2014. HMC Specification 2.0."},{"volume-title":"6th Generation Intel Core Processor Family Datasheet","author":"Intel Corp. 2018.","key":"e_1_3_2_1_36_1"},{"key":"e_1_3_2_1_37_1","unstructured":"JEDEC. 2013. High Bandwidth Memory (HBM) DRAM. Standard No. JESD235. JEDEC. 2013. High Bandwidth Memory (HBM) DRAM. Standard No. JESD235."},{"key":"e_1_3_2_1_38_1","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750392"},{"key":"e_1_3_2_1_39_1","unstructured":"H. Kang etal 2009. One-Transistor Type DRAM. US Patent 7701751. H. Kang et al. 2009. One-Transistor Type DRAM. US Patent 7701751."},{"key":"e_1_3_2_1_40_1","doi-asserted-by":"crossref","unstructured":"M. Kang etal 2014. An Energy-Efficient VLSI Architecture for Pattern Recognition via Deep Embedding of Computation in SRAM. In ICASSP. M. Kang et al. 2014. An Energy-Efficient VLSI Architecture for Pattern Recognition via Deep Embedding of Computation in SRAM. In ICASSP.","DOI":"10.1109\/ICASSP.2014.6855225"},{"key":"e_1_3_2_1_41_1","unstructured":"U. Kang etal 2014. Co-Architecting Controllers and DRAM to Enhance DRAM Process Scaling. In The Memory Forum. U. Kang et al. 2014. Co-Architecting Controllers and DRAM to Enhance DRAM Process Scaling. In The Memory Forum."},{"key":"e_1_3_2_1_42_1","unstructured":"Y. Kang etal 1999. FlexRAM: Toward an Advanced Intelligent Memory System. In ICCD. Y. Kang et al. 1999. FlexRAM: Toward an Advanced Intelligent Memory System. In ICCD."},{"volume-title":"First Workshop on Mixing Logic and DRAM: Chips that Compute and Remember.","year":"1997","author":"Kaxiras S.","key":"e_1_3_2_1_43_1"},{"key":"e_1_3_2_1_44_1","doi-asserted-by":"publisher","DOI":"10.1145\/290593.290602"},{"key":"e_1_3_2_1_45_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.41"},{"key":"e_1_3_2_1_46_1","doi-asserted-by":"publisher","DOI":"10.1145\/3126908.3126965"},{"volume-title":"GRIM-Filter: Fast Seed Location Filtering in DNA Read Mapping Using Processing-in-Memory Technologies. BMC Genomics","year":"2018","author":"Kim J. S.","key":"e_1_3_2_1_47_1"},{"key":"e_1_3_2_1_48_1","doi-asserted-by":"crossref","unstructured":"Y. Kim etal 2014. Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors. In ISCA. Y. Kim et al. 2014. Flipping Bits in Memory Without Accessing Them: An Experimental Study of DRAM Disturbance Errors. In ISCA.","DOI":"10.1109\/ISCA.2014.6853210"},{"key":"e_1_3_2_1_49_1","doi-asserted-by":"crossref","unstructured":"Y. Kim etal 2012. A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM. In ISCA. Y. Kim et al. 2012. A Case for Exploiting Subarray-Level Parallelism (SALP) in DRAM. In ISCA.","DOI":"10.1109\/ISCA.2012.6237032"},{"key":"e_1_3_2_1_50_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2414456"},{"volume-title":"The Art of Computer Programming","author":"Knuth D. E.","key":"e_1_3_2_1_51_1","doi-asserted-by":"crossref","DOI":"10.1145\/1283920.1283929"},{"key":"e_1_3_2_1_52_1","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.1994.108"},{"key":"e_1_3_2_1_53_1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2014.2357292"},{"volume-title":"Memristor-Based Material Implication (IMPLY) Logic: Design Principles and Methodologies. TVLSI","year":"2014","author":"Kvatinsky S.","key":"e_1_3_2_1_54_1"},{"key":"e_1_3_2_1_55_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"e_1_3_2_1_56_1","doi-asserted-by":"publisher","DOI":"10.1145\/1785414.1785441"},{"key":"e_1_3_2_1_57_1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"key":"e_1_3_2_1_58_1","doi-asserted-by":"publisher","DOI":"10.1145\/2832911"},{"key":"e_1_3_2_1_59_1","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.42"},{"key":"e_1_3_2_1_60_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123977"},{"key":"e_1_3_2_1_61_1","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898064"},{"key":"e_1_3_2_1_62_1","doi-asserted-by":"publisher","DOI":"10.1145\/2463676.2465322"},{"key":"e_1_3_2_1_63_1","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485928"},{"key":"e_1_3_2_1_64_1","doi-asserted-by":"publisher","DOI":"10.5555\/2337159.2337161"},{"key":"e_1_3_2_1_65_1","doi-asserted-by":"publisher","DOI":"10.1145\/3087556.3087582"},{"key":"e_1_3_2_1_66_1","unstructured":"G. H. Loh etal 2013. A Processing in Memory Taxonomy and a Case for Studying Fixed-Function PIM. In WoNDP. G. H. Loh et al. 2013. A Processing in Memory Taxonomy and a Case for Studying Fixed-Function PIM. In WoNDP."},{"key":"e_1_3_2_1_67_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830827"},{"key":"e_1_3_2_1_68_1","unstructured":"Y. Luo etal 2017. Using ECC DRAM to Adaptively Increase Memory Capacity. arXiv:1706.08870 {cs:AR}. Y. Luo et al. 2017. Using ECC DRAM to Adaptively Increase Memory Capacity. arXiv:1706.08870 {cs:AR}."},{"key":"e_1_3_2_1_69_1","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.50"},{"key":"e_1_3_2_1_70_1","doi-asserted-by":"publisher","DOI":"10.1145\/339647.339673"},{"volume-title":"A Systems Architecture Perspective. IMW","year":"2013","author":"Mutlu O.","key":"e_1_3_2_1_71_1"},{"key":"e_1_3_2_1_72_1","doi-asserted-by":"crossref","unstructured":"O. Mutlu. 2017. The RowHammer Problem and Other Issues We May Face as Memory Becomes Denser. In DATE. O. Mutlu. 2017. The RowHammer Problem and Other Issues We May Face as Memory Becomes Denser. In DATE.","DOI":"10.23919\/DATE.2017.7927156"},{"volume-title":"Processing Data Where It Makes Sense: Enabling In-Memory Computation. Microprocessors and Microsystems","year":"2019","author":"Mutlu O.","key":"e_1_3_2_1_73_1"},{"key":"e_1_3_2_1_74_1","unstructured":"O. Mutlu etal 2019. RowHammer: A Retrospective. In IEEE TCAD. O. Mutlu et al. 2019. RowHammer: A Retrospective. In IEEE TCAD."},{"key":"e_1_3_2_1_75_1","doi-asserted-by":"publisher","DOI":"10.14529\/jsfi140302"},{"key":"e_1_3_2_1_76_1","doi-asserted-by":"crossref","unstructured":"L. Nai etal 2017. GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks. In HPCA. L. Nai et al. 2017. GraphPIM: Enabling Instruction-Level PIM Offloading in Graph Computing Frameworks. In HPCA.","DOI":"10.1109\/HPCA.2017.54"},{"key":"e_1_3_2_1_77_1","unstructured":"NVIDIA Corp. 2014. GeForce GTX 745 Specification. NVIDIA Corp. 2014. GeForce GTX 745 Specification."},{"key":"e_1_3_2_1_78_1","doi-asserted-by":"publisher","DOI":"10.1145\/279358.279387"},{"key":"e_1_3_2_1_79_1","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"e_1_3_2_1_80_1","doi-asserted-by":"publisher","DOI":"10.1145\/2967938.2967940"},{"volume-title":"NDC: Analyzing the Impact of 3D-Stacked Memory+Logic Devices on MapReduce Workloads. In ISPASS.","year":"2014","author":"Pugsley S. H.","key":"e_1_3_2_1_81_1"},{"key":"e_1_3_2_1_82_1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250709"},{"key":"e_1_3_2_1_83_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"e_1_3_2_1_84_1","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346202"},{"key":"e_1_3_2_1_85_1","unstructured":"E. Riedel etal 1998. Active Storage for Large-scale Data Mining and Multimedia Applications. In VLDB. E. Riedel et al. 1998. Active Storage for Large-scale Data Mining and Multimedia Applications. In VLDB."},{"volume-title":"Ramulator: A DRAM Simulator -- GitHub Repository. https:\/\/github.com\/CMU-SAFARI\/ramulator\/.","year":"2015","author":"SAFARI Research Group","key":"e_1_3_2_1_86_1"},{"key":"e_1_3_2_1_88_1","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2434872"},{"key":"e_1_3_2_1_89_1","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540725"},{"key":"e_1_3_2_1_90_1","unstructured":"V. Seshadri etal 2016. Buddy-RAM: Improving the Performance and Efficiency of Bulk Bitwise Operations Using DRAM. arXiv:1611.09988 {cs:AR}. V. Seshadri et al. 2016. Buddy-RAM: Improving the Performance and Efficiency of Bulk Bitwise Operations Using DRAM. arXiv:1611.09988 {cs:AR}."},{"key":"e_1_3_2_1_91_1","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"e_1_3_2_1_92_1","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830820"},{"volume":"106","volume-title":"Advances in Computers","year":"2017","author":"Seshadri V.","key":"e_1_3_2_1_93_1"},{"key":"e_1_3_2_1_94_1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2016.12"},{"volume-title":"The NON-VON Database Machine: A Brief Overview","year":"1981","author":"Shaw D. E.","key":"e_1_3_2_1_95_1"},{"key":"e_1_3_2_1_96_1","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1970.5008902"},{"key":"e_1_3_2_1_97_1","doi-asserted-by":"publisher","DOI":"10.1145\/2742854.2742863"},{"key":"e_1_3_2_1_98_1","doi-asserted-by":"publisher","DOI":"10.1007\/s10623-004-3816-4"},{"edition":"2","volume-title":"Hacker's Delight","author":"Warren H. S.","key":"e_1_3_2_1_99_1"},{"volume-title":"Shifted Hamming Distance: A Fast and Accurate SIMD-Friendly Filter to Accelerate Alignment Verification in Read Mapping. Bioinformatics","year":"2015","author":"Xin H.","key":"e_1_3_2_1_100_1"},{"key":"e_1_3_2_1_101_1","doi-asserted-by":"publisher","DOI":"10.1145\/2669365"},{"key":"e_1_3_2_1_102_1","doi-asserted-by":"publisher","DOI":"10.1145\/2600212.2600213"},{"key":"e_1_3_2_1_103_1","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"e_1_3_2_1_104_1","doi-asserted-by":"crossref","unstructured":"Q. Zhu etal 2013. Accelerating Sparse Matrix-Matrix Multiplication with 3D-Stacked Logic-in-Memory Hardware. In HPEC. Q. Zhu et al. 2013. Accelerating Sparse Matrix-Matrix Multiplication with 3D-Stacked Logic-in-Memory Hardware. In HPEC.","DOI":"10.1109\/HPEC.2013.6670336"}],"event":{"name":"DAC '19: The 56th Annual Design Automation Conference 2019","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Las Vegas NV USA","acronym":"DAC '19"},"container-title":["Proceedings of the 56th Annual Design Automation Conference 2019"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3316781.3323476","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,5]],"date-time":"2023-01-05T22:29:35Z","timestamp":1672957775000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3323476"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,6,2]]},"references-count":102,"alternative-id":["10.1145\/3316781.3323476","10.1145\/3316781"],"URL":"https:\/\/doi.org\/10.1145\/3316781.3323476","relation":{},"subject":[],"published":{"date-parts":[[2019,6,2]]},"assertion":[{"value":"2019-06-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}