{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T11:20:42Z","timestamp":1725794442501},"publisher-location":"New York, NY, USA","reference-count":21,"publisher":"ACM","license":[{"start":{"date-parts":[[2019,6,2]],"date-time":"2019-06-02T00:00:00Z","timestamp":1559433600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,2]]},"DOI":"10.1145\/3316781.3317917","type":"proceedings-article","created":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T18:07:13Z","timestamp":1558634833000},"page":"1-6","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":3,"title":["Surf-Bless"],"prefix":"10.1145","author":[{"given":"Peng","family":"Wang","sequence":"first","affiliation":[{"name":"Leiden Institute of Advanced Computer Science, Leiden University, The Netherlands and State Key Laboratory of High Performance Computing, National University of Defense Technology, China"}]},{"given":"Sobhan","family":"Niknam","sequence":"additional","affiliation":[{"name":"Leiden Institute of Advanced Computer Science, Leiden University, The Netherlands"}]},{"given":"Sheng","family":"Ma","sequence":"additional","affiliation":[{"name":"State Key Laboratory of High Performance Computing, National University of Defense Technology, China"}]},{"given":"Zhiying","family":"Wang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of High Performance Computing, National University of Defense Technology, China"}]},{"given":"Todor","family":"Stefanov","sequence":"additional","affiliation":[{"name":"Leiden Institute of Advanced Computer Science, Leiden University, The Netherlands"}]}],"member":"320","published-online":{"date-parts":[[2019,6,2]]},"reference":[{"doi-asserted-by":"publisher","key":"e_1_3_2_1_1_1","DOI":"10.1145\/1455229.1455231"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_2_1","DOI":"10.1145\/2485922.2485972"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_3_1","DOI":"10.1109\/TCAD.2015.2488490"},{"key":"e_1_3_2_1_4_1","volume-title":"Power punch: Towards non-blocking power-gating of noc routers,\" in HPCA","author":"Chen L.","year":"2015","unstructured":"L. Chen , \" Power punch: Towards non-blocking power-gating of noc routers,\" in HPCA , IEEE , 2015 . L. Chen et al., \"Power punch: Towards non-blocking power-gating of noc routers,\" in HPCA, IEEE, 2015."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_5_1","DOI":"10.1145\/3130218.3130220"},{"key":"e_1_3_2_1_6_1","volume-title":"A 5-ghz mesh interconnect for a teraflops processor,\" IEEE Micro","author":"Hoskote Y.","year":"2007","unstructured":"Y. Hoskote , \" A 5-ghz mesh interconnect for a teraflops processor,\" IEEE Micro , 2007 . Y. Hoskote et al., \"A 5-ghz mesh interconnect for a teraflops processor,\" IEEE Micro, 2007."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_7_1","DOI":"10.1145\/2678373.2665680"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_8_1","DOI":"10.1145\/2000064.2000108"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_9_1","DOI":"10.1145\/1555754.1555781"},{"key":"e_1_3_2_1_10_1","volume-title":"Chipper: A low-complexity bufferless deflection router,\" in HPCA","author":"Fallin C.","year":"2011","unstructured":"C. Fallin , \" Chipper: A low-complexity bufferless deflection router,\" in HPCA , IEEE , 2011 . C. Fallin et al., \"Chipper: A low-complexity bufferless deflection router,\" in HPCA, IEEE, 2011."},{"key":"e_1_3_2_1_11_1","volume-title":"The runahead network-on-chip,\" in HPCA","author":"Li Z.","year":"2016","unstructured":"Z. Li , \" The runahead network-on-chip,\" in HPCA , IEEE , 2016 . Z. Li et al., \"The runahead network-on-chip,\" in HPCA, IEEE, 2016."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_12_1","DOI":"10.5555\/2821589"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_13_1","DOI":"10.1109\/MDT.2005.99"},{"key":"e_1_3_2_1_14_1","volume-title":"aelite: A flit-synchronous network on chip with composable and predictable services,\" in DATE","author":"Hansson A.","year":"2009","unstructured":"A. Hansson , \" aelite: A flit-synchronous network on chip with composable and predictable services,\" in DATE , 2009 . A. Hansson et al., \"aelite: A flit-synchronous network on chip with composable and predictable services,\" in DATE, 2009."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_15_1","DOI":"10.1109\/TC.2012.117"},{"key":"e_1_3_2_1_16_1","volume-title":"Avoiding message-dependent deadlock in network-based systems on chip,\" VLSI design","author":"Hansson A.","year":"2007","unstructured":"A. Hansson , \" Avoiding message-dependent deadlock in network-based systems on chip,\" VLSI design , 2007 . A. Hansson et al., \"Avoiding message-dependent deadlock in network-based systems on chip,\" VLSI design, 2007."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_17_1","DOI":"10.1145\/2024716.2024718"},{"key":"e_1_3_2_1_18_1","volume-title":"Garnet: A detailed on-chip network model inside a full-system simulator,\" in ISPASS","author":"Agarwal N.","year":"2009","unstructured":"N. Agarwal , \" Garnet: A detailed on-chip network model inside a full-system simulator,\" in ISPASS , 2009 . N. Agarwal et al., \"Garnet: A detailed on-chip network model inside a full-system simulator,\" in ISPASS, 2009."},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_19_1","DOI":"10.1109\/NOCS.2012.31"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_20_1","DOI":"10.1145\/800015.808204"},{"doi-asserted-by":"publisher","key":"e_1_3_2_1_21_1","DOI":"10.1145\/1454115.1454128"}],"event":{"sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"acronym":"DAC '19","name":"DAC '19: The 56th Annual Design Automation Conference 2019","location":"Las Vegas NV USA"},"container-title":["Proceedings of the 56th Annual Design Automation Conference 2019"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3316781.3317917","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,6]],"date-time":"2023-01-06T03:33:09Z","timestamp":1672975989000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3317917"}},"subtitle":["A Confined-interference Routing for Energy-Efficient Communication in NoCs"],"short-title":[],"issued":{"date-parts":[[2019,6,2]]},"references-count":21,"alternative-id":["10.1145\/3316781.3317917","10.1145\/3316781"],"URL":"https:\/\/doi.org\/10.1145\/3316781.3317917","relation":{},"subject":[],"published":{"date-parts":[[2019,6,2]]},"assertion":[{"value":"2019-06-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}