乐胖代购免代理版

{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,15]],"date-time":"2024-09-15T22:36:20Z","timestamp":1726439780746},"publisher-location":"New York, NY, USA","reference-count":27,"publisher":"ACM","license":[{"start":{"date-parts":[[2020,6,2]],"date-time":"2020-06-02T00:00:00Z","timestamp":1591056000000},"content-version":"vor","delay-in-days":366,"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background"}],"funder":[{"DOI":"10.13039\/100009226","name":"National Security Agency","doi-asserted-by":"publisher","award":["H98230-18-D-0009"],"id":[{"id":"10.13039\/100009226","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","award":["CNS 1718880"],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":["dl.acm.org"],"crossmark-restriction":true},"short-container-title":[],"published-print":{"date-parts":[[2019,6,2]]},"DOI":"10.1145\/3316781.3317914","type":"proceedings-article","created":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T18:07:13Z","timestamp":1558634833000},"page":"1-6","update-policy":"http:\/\/dx.doi.org\/10.1145\/crossmark-policy","source":"Crossref","is-referenced-by-count":35,"title":["SpectreGuard"],"prefix":"10.1145","author":[{"given":"Jacob","family":"Fustos","sequence":"first","affiliation":[{"name":"University of Kansas"}]},{"given":"Farzad","family":"Farshchi","sequence":"additional","affiliation":[{"name":"University of Kansas"}]},{"given":"Heechul","family":"Yun","sequence":"additional","affiliation":[{"name":"University of Kansas"}]}],"member":"320","published-online":{"date-parts":[[2019,6,2]]},"reference":[{"key":"e_1_3_2_1_1_1","unstructured":"The berkeley out-of-order RISC-V processor code repository. https:\/\/github.com\/ucb-bar\/riscv-boom. The berkeley out-of-order RISC-V processor code repository. https:\/\/github.com\/ucb-bar\/riscv-boom."},{"volume-title":"Intel Clarifies Whiskey Lake and Amber Lake. https:\/\/www.anandtech.com\/show\/13301","year":"2018","key":"e_1_3_2_1_2_1"},{"volume-title":"Cache-timing attacks on aes","year":"2005","author":"Bernstein D. J.","key":"e_1_3_2_1_3_1"},{"key":"e_1_3_2_1_4_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-33481-8_9"},{"key":"e_1_3_2_1_5_1","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"volume-title":"A Systematic Evaluation of Transient Execution Attacks and Defenses. Technical report","year":"2018","author":"Canella C.","key":"e_1_3_2_1_6_1"},{"volume-title":"Speculative Load Hardening: A Spectre Variant #1 Mitiation Technique","year":"2018","author":"Carruth C.","key":"e_1_3_2_1_7_1"},{"key":"e_1_3_2_1_8_1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-62105-0_11"},{"volume-title":"speculative execution, variant 4: speculative store bypass. https:\/\/bugs.chromium.org\/p\/project-zero\/issues\/detail?id=1528","year":"2018","author":"Horn J.","key":"e_1_3_2_1_9_1"},{"volume-title":"July","year":"2018","key":"e_1_3_2_1_10_1"},{"volume-title":"Deep Dive: Intel Analysis of L1 Terminal Fault. Technical report","year":"2018","key":"e_1_3_2_1_11_1"},{"volume-title":"July","year":"2018","key":"e_1_3_2_1_12_1"},{"volume-title":"SafeSpec: Banishing the Spectre of a Meltdown with Leakage-Free Speculation","year":"2018","author":"Khasawneh K. N.","key":"e_1_3_2_1_13_1"},{"key":"e_1_3_2_1_14_1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00083"},{"volume-title":"Speculative buffer overflows: Attacks and defenses. arXiv preprint arXiv:1807.03757","year":"2018","author":"Kiriansky V.","key":"e_1_3_2_1_15_1"},{"key":"e_1_3_2_1_16_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2019.00002"},{"volume-title":"WOOT","year":"2018","author":"Koruyeh E. M.","key":"e_1_3_2_1_17_1"},{"volume-title":"USENIX Security)","year":"2018","author":"Lipp M.","key":"e_1_3_2_1_18_1"},{"key":"e_1_3_2_1_19_1","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2015.43"},{"key":"e_1_3_2_1_20_1","doi-asserted-by":"publisher","DOI":"10.1145\/3243734.3243761"},{"volume-title":"You shall not bypass: Employing data dependencies to prevent bounds check bypass. arXiv preprint arXiv:1805.08506","year":"2018","author":"Oleksenko O.","key":"e_1_3_2_1_21_1"},{"volume-title":"libmpk: Software Abstraction for Intel Memory Protection Keys. arXiv preprint arXiv:1811.07276","year":"2018","author":"Park S.","key":"e_1_3_2_1_22_1"},{"volume-title":"ACM(CCS)","year":"2018","author":"Schwarz M.","key":"e_1_3_2_1_23_1"},{"volume-title":"Lazyfp: Leaking fpu register state using microarchitectural side-channels. arXiv preprint arXiv:1806.07480","year":"2018","author":"Stecklina J.","key":"e_1_3_2_1_24_1"},{"volume-title":"ERIM: Secure and Efficient In-process Isolation with Memory Protection Keys. arXiv preprint arXiv:1801.06822","year":"2018","author":"Vahldiek-Oberwagner A.","key":"e_1_3_2_1_25_1"},{"first-page":"991","volume-title":"USENIX Security Symposium (Security)","year":"2018","author":"Van Bulck J.","key":"e_1_3_2_1_26_1"},{"volume-title":"InvisiSpec: Making Speculative Execution Invisible in the Cache Hierarchy. In International Symposium on Microarchitecture (MICRO)","year":"2018","author":"Yan M.","key":"e_1_3_2_1_27_1"}],"event":{"name":"DAC '19: The 56th Annual Design Automation Conference 2019","sponsor":["SIGDA ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED ACM Special Interest Group on Embedded Systems"],"location":"Las Vegas NV USA","acronym":"DAC '19"},"container-title":["Proceedings of the 56th Annual Design Automation Conference 2019"],"original-title":[],"link":[{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3316781.3317914","content-type":"application\/pdf","content-version":"vor","intended-application":"syndication"},{"URL":"https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3316781.3317914","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,6]],"date-time":"2023-01-06T03:34:54Z","timestamp":1672976094000},"score":1,"resource":{"primary":{"URL":"https:\/\/dl.acm.org\/doi\/10.1145\/3316781.3317914"}},"subtitle":["An Efficient Data-centric Defense Mechanism against Spectre Attacks"],"short-title":[],"issued":{"date-parts":[[2019,6,2]]},"references-count":27,"alternative-id":["10.1145\/3316781.3317914","10.1145\/3316781"],"URL":"https:\/\/doi.org\/10.1145\/3316781.3317914","relation":{},"subject":[],"published":{"date-parts":[[2019,6,2]]},"assertion":[{"value":"2019-06-02","order":2,"name":"published","label":"Published","group":{"name":"publication_history","label":"Publication History"}}]}}